Neoscope: How Resilient Is My SoC to Workload Churn?
Joseph Rogers, Lieven Eeckhout, Taha Soliman, Magnus Jahre
Abstract
The lifetime of hardware is increasing, but the lifetime of software is not. This leads to devices that, while performant when released, have fall-off due to changing workload suitability. To ensure that performance is maintained, computer architects must begin considering the effects of evolving workloads early in the design process. The ways that workloads can change, i.e., churn, over time profoundly affect hardware's ability to maintain performance.
To better understand churn, we introduce the concepts Magnitude and Disruption, which enable how workloads change to be quantitatively described. By leveraging these terms, we present churn as a span, where the churn of a given workload can be categorized as either Minimal, Perturbing, Escalating, or Volatile. To account for how churn affects performance, we propose Neoscope, the first multi-objective pre-silicon design space exploration tool for investigating System-on-Chip (SoC) architectures that are resilient to workload churn. Neoscope uses integer linear programming and concepts from job-shop scheduling to construct near-optimal SoCs for a given workload. Unlike previous methods, Neoscope approaches (and often finds) the globally optimal SoC with a single invocation, instead of needing to parameter sweep. Neoscope is also multi-objective, i.e., it can optimize for many kinds of metrics other than absolute performance, including area, energy, cost, and carbon efficiencies. Using Neoscope, we explore near-optimal SoCs for many workload-churn configurations, and investigate how changing the objective function changes the ideal SoC. Neoscope shows that small SoCs need high levels of specialization, but that this is risky, as it increases susceptibility to churn.
• Computer systems organization → Heterogeneous (hybrid) systems.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 565d8fb9-0807-4463-bbce-aa30eaac041cBuilds on8
- MLPerf Inference BenchmarkVijay Janapa Reddi, Christine Cheng, David Kanter, Peter Mattson et al.ISCA 2020 · 517 citations
- ACT: designing sustainable computer systems with an architectural carbon modeling toolUdit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei et al.ISCA 2022 · 176 citations
- Profiling Hyperscale Big Data ProcessingAbraham Gonzalez, Aasheesh Kolli, Samira Manabi Khan, Sihang Liu et al.ISCA 2023 · 30 citations
- FOCAL: A First-Order Carbon Model to Assess Processor SustainabilityLieven EeckhoutASPLOS 2024 · 30 citations
- MDM: The GPU Memory Divergence ModelLu Wang, Magnus Jahre, Almutaz Adileh, Lieven EeckhoutMICRO 2020 · 27 citations
Related papers
- HILP: Accounting for Workload-Level Parallelism in System-on-Chip Design Space ExplorationJoseph Rogers, Lieven Eeckhout, Magnus JahreHPCA 2025 · 4 citations
- PhaseWeave: Phase-Aware Execution on Heterogeneous Chiplet Architectures for DatacentersJoshua Kim, Chaojie Zhang, Íñigo Goiri, Christopher J. Rossbach et al.ISCA 2026 · 1 citation
- High-Performance Computing Architecture Exploration with Stage-Enhanced Bayesian OptimizationVincent Fu, Mohamed Benazouz, Lilia Zaourar, Alix Munier KordonDAC 2025 · 1 citation
- ARTEMIS: Agile Discovery of Efficient Real-Time Systems-on-Chips in the Heterogeneous EraSubhankar Pal, Aporva Amarnath, Behzad Boroujerdian, Augusto Vega et al.HPCA 2025 · 2 citations
- NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip AcceleratorsZhanhong Tan, Hongyu Cai, Runpei Dong, Kaisheng MaISCA 2021 · 67 citations
