NAAS: Neural Accelerator Architecture Search
Yujun Lin, Mengtian Yang, Song Han
Abstract
Data-driven, automatic design space exploration of neural accelerator architecture is desirable for specialization and productivity. Previous frameworks focus on sizing the numerical architectural hyper-parameters while neglect searching the PE connectivities and compiler mappings. To tackle this challenge, we propose Neural Accelerator Architecture Search (NAAS) that holistically searches the neural network architecture, accelerator architecture and compiler mapping in one optimization loop. NAAS composes highly matched architectures together with efficient mapping. As a data-driven approach, NAAS rivals the human design Eyeriss by EDP reduction with 2.7% accuracy improvement on ImageNet under the same computation resource, and offers to EDP reduction than only sizing the architectural hyper-parameters.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 1f098bea-b01e-4017-8755-1ef4602e91b0Cited by top-tier papers9
- Mobile Foundation Model as FirmwareJinliang Yuan, Chen Yang, Dongqi Cai, Shihe Wang et al.MobiCom 2024 · 40 citations
- DOSA: Differentiable Model-Based One-Loop Search for DNN AcceleratorsCharles Hong, Qijing Huang, Grace Dinh, Mahesh Subedar et al.MICRO 2023 · 19 citations
- Leveraging Domain Information for the Efficient Automated Design of Deep Learning AcceleratorsChirag Sakhuja, Zhan Shi, Calvin LinHPCA 2023 · 9 citations
- CATransformers: Carbon Aware Transformers Through Joint Model-Hardware OptimizationIrene Wang, Mostafa Elhoushi, Ekin Sumbul, Samuel Hsia et al.NeurIPS 2025 · 8 citations
- Explainable-DSE: An Agile and Explainable Exploration of Efficient HW/SW Codesigns of Deep Learning Accelerators Using Bottleneck AnalysisShail Dave, Tony Nowatzki, Aviral ShrivastavaASPLOS 2023 · 7 citations
Builds on5
- Once-for-All: Train One Network and Specialize it for Efficient DeploymentHan Cai, Chuang Gan, Tianzhe Wang, Zhekai Zhang et al.ICLR 2020 · 1,522 citations
- Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple TasksLei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon et al.DAC 2020 · 115 citations
- ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement LearningSheng-Chun Kao, Geonhwa Jeong, Tushar KrishnaMICRO 2020 · 115 citations
- EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI SolutionsYuhong Li, Cong Hao, Xiaofan Zhang, Xinheng Liu et al.DAC 2020 · 79 citations
- A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPUJiandong Mu, Mengdi Wang, Lanbo Li, Jun Yang et al.DAC 2020 · 15 citations
Related papers
- Best of Both Worlds: AutoML Codesign of a CNN and its Hardware AcceleratorMohamed S. Abdelfattah, Lukasz Dudziak, Thomas Chau, Royson Lee et al.DAC 2020 · 78 citations
- Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and AcceleratorsYonggan Fu, Yongan Zhang, Yang Zhang, David D. Cox et al.ICML 2021 · 23 citations
- NASA: Accelerating Neural Network Design with a NAS ProcessorXiaohan Ma, Chang Si, Ying Wang, Cheng Liu et al.ISCA 2021 · 8 citations
- Fast and Practical Neural Architecture SearchJiequan Cui, Pengguang Chen, Ruiyu Li, Shu Liu et al.ICCV 2019 · 69 citations
- NAX: neural architecture and memristive xbar based accelerator co-designShubham Negi, Indranil Chakraborty, Aayush Ankit, Kaushik RoyDAC 2022 · 16 citations
