NAX: neural architecture and memristive xbar based accelerator co-design
Shubham Negi, Indranil Chakraborty, Aayush Ankit, Kaushik Roy
Abstract
Neural Architecture Search (NAS) has provided the ability to design efficient deep neural network (DNN) catered towards different hardwares like GPUs, CPUs etc. However, integrating NAS with Memristive Crossbar Array (MCA) based In-Memory Computing (IMC) accelerator remains an open problem. The hardware efficiency (energy, latency and area) as well as application accuracy (considering device and circuit non-idealities) of DNNs mapped to such hardware are co-dependent on network parameters such as kernel size, depth etc. and hardware architecture parameters such as crossbar size and the precision of analog-to-digital converters. Co-optimization of both network and hardware parameters presents a challenging search space comprising of different kernel sizes mapped to varying crossbar sizes. To that effect, we propose NAX - an efficient neural architecture search engine that co-designs neural network and IMC based hardware architecture. NAX explores the aforementioned search space to determine kernel and corresponding crossbar sizes for each DNN layer to achieve optimal tradeoffs between hardware efficiency and application accuracy. For CIFAR-10 and Tiny ImageNet, our models achieve 0.9% and 18.57% higher accuracy at 30% and -10.47% lower EDAP (energy-delay-area product), compared to baseline ResNet-20 and ResNet-18 models, respectively.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 36ce0d3e-92aa-4734-bd08-4dd0b0a9c7b2Cited by top-tier papers1
Ask how each one uses itRelated papers
- Best of Both Worlds: AutoML Codesign of a CNN and its Hardware AcceleratorMohamed S. Abdelfattah, Lukasz Dudziak, Thomas Chau, Royson Lee et al.DAC 2020 · 78 citations
- Tailor: removing redundant operations in memristive analog neural network acceleratorsXingchen Li, Zhihang Yuan, Guangyu Sun, Liang Zhao et al.DAC 2022 · 3 citations
- PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory ArchitectureChaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma et al.DAC 2020 · 64 citations
- Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple TasksLei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon et al.DAC 2020 · 115 citations
- InfoX: an energy-efficient ReRAM accelerator design with information-lossless low-bit ADCsYintao He, Songyun Qu, Ying Wang, Bing Li et al.DAC 2022 · 10 citations
