Charge-Aware DRAM Refresh Reduction with Value Transformation
Seikwon Kim, Wonsang Kwak, Changdae Kim, Daehyeon Baek, Jaehyuk Huh
Abstract
As the memory capacity in a system has been growing, refresh operations consume increasing ratios of the total DRAM power. To reduce the power consumption of such refresh operations, this paper proposes a novel value-aware refresh reduction technique called ZERO - REFRESH which exploits zero values in memory contents. A DRAM cell can retain the discharged state without refresh operations, and ZERO - REFRESH skips refresh operations on rows with all discharged cells. For abundant unallocated memory pages in typical systems, the operating system fills them with zeros to clean the contents. For those idle pages, ZERO - REFRESH can eliminate refresh operations in an OS-transparent way without any new interface to DRAM. However, for allocated memory pages, memory contents may not have many consecutive zero values to match the refresh granularity of DRAM. To increase the frequency of zero values and to arrange them to match the refresh granularity, ZERO - REFRESH transforms the value of memory blocks to the base and delta values, inspired by the prior BDI (Base-Delta-Immediate) compression technique. Once values are converted, bits are transposed to be stored as consecutive discharged bits at the refresh granularity. Such value transformation and rearrangement can make the memory contents friendly to refresh reduction based on discharged cells. The experimental results based on simulation show that the DRAM refresh operations are reduced by 37% on average for a set of benchmark applications, if the entire memory is allocated for the applications. If the memory usage statistics collected from three data center traces are applied, the DRAM refresh operations can be reduced by 46%, 57%, and 83% respectively for the three scenarios.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 0f5046d3-47c5-41eb-90c9-3aa5dca6f155Cited by top-tier papers2
- HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM ChipsAbdullah Giray Yaglikçi, Ataberk Olgun, Minesh Patel, Haocong Luo et al.MICRO 2022 · 43 citations
- Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient DRAM Maintenance OperationsHasan Hassan, Ataberk Olgun, A. Giray Yaglikçi, Haocong Luo et al.MICRO 2024 · 11 citations
Related papers
- DRAM Translation Layer: Software-Transparent DRAM Power Savings for Disaggregated MemoryWenjing Jin, Wonsuk Jang, Haneul Park, Jongsung Lee et al.ISCA 2023 · 9 citations
- PF-DRAM: A Precharge-Free DRAM StructureNezam Rohbani, Sina Darabi, Hamid Sarbazi-AzadISCA 2021 · 16 citations
- CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency ImprovementChuxiong Lin, Weifeng He, Yanan Sun, Zhigang Mao et al.DAC 2021 · 6 citations
- ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN TrainingXinhan Lin, Liang Sun, Fengbin Tu, Leibo Liu et al.DAC 2021 · 2 citations
- GreenDIMM: OS-assisted DRAM Power Management for DRAM with a Sub-array Granularity Power-Down StateSeunghak Lee, Ki-Dong Kang, Hwanjun Lee, Hyungwon Park et al.MICRO 2021 · 14 citations
