MIME: adapting a single neural network for multi-task inference with memory-efficient dynamic pruning
Abhiroop Bhattacharjee, Yeshwanth Venkatesha, Abhishek Moitra, Priyadarshini Panda
Abstract
Recent years have seen a paradigm shift towards multi-task learning. This calls for memory and energy-efficient solutions for inference in a multi-task scenario. We propose an algorithm-hardware co-design approach called MIME. MIME reuses the weight parameters of a trained parent task and learns task-specific threshold parameters for inference on multiple child tasks. We find that MIME results in highly memory-efficient DRAM storage of neural-network parameters for multiple tasks compared to conventional multi-task inference. In addition, MIME results in input-dependent dynamic neuronal pruning, thereby enabling energy-efficient inference with higher throughput on a systolic-array hardware. Our experiments with benchmark datasets (child tasks)- CIFAR10, CIFAR100, and Fashion-MNIST, show that MIME achieves 3.48x memory-efficiency and 2.4 - 3.1x energy-savings compared to conventional multi-task inference in Pipelined task mode.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 073247f3-77ac-48ec-8554-778d3a86eb57Cited by top-tier papers1
Ask how each one uses itBuilds on6
- Proving the Lottery Ticket Hypothesis: Pruning is All You NeedEran Malach, Gilad Yehudai, Shai Shalev-Shwartz, Ohad ShamirICML 2020 · 327 citations
- Dynamic Sparse Training: Find Efficient Sparse Network From Scratch With Trainable Masked LayersJunjie Liu, Zhe Xu, Runbin Shi, Ray C. C. Cheung et al.ICLR 2020 · 136 citations
- Model Zoo: A Growing Brain That Learns ContinuallyRahul Ramesh, Pratik ChaudhariICLR 2022 · 79 citations
- PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory ArchitectureChaoqun Chu, Yanzhi Wang, Yilong Zhao, Xiaolong Ma et al.DAC 2020 · 64 citations
- Learn-to-Share: A Hardware-friendly Transfer Learning Framework Exploiting Computation and Parameter SharingCheng Fu, Hanxian Huang, Xinyun Chen, Yuandong Tian et al.ICML 2021 · 28 citations
Related papers
- Algorithm/architecture co-design for energy-efficient acceleration of multi-task DNNJaekang Shin, Seungkyu Choi, Jongwoo Ra, Lee-Sup KimDAC 2022 · 4 citations
- Controllable Dynamic Multi-Task ArchitecturesDripta S. Raychaudhuri, Yumin Suh, Samuel Schulter, Xiang Yu et al.CVPR 2022 · 24 citations
- Adyna: Accelerating Dynamic Neural Networks with Adaptive SchedulingZhiyao Li, Bohan Yang, Jiaxiang Li, Taijie Chen et al.HPCA 2025 · 2 citations
- EdgeMM: Multi-Core CPU with Heterogeneous AI-Extension and Activation-aware Weight Pruning for Multimodal LLMs at EdgeKangbo Bai, Le Ye, Ru Huang, Tianyu JiaDAC 2025 · 1 citation
- MiniMalloc: A Lightweight Memory Allocator for Hardware-Accelerated Machine LearningMichael D. MoffittASPLOS 2023 · 5 citations
