MiniMalloc: A Lightweight Memory Allocator for Hardware-Accelerated Machine Learning
Michael D. Moffitt
Abstract
We present a new approach to static memory allocation, a key problem that arises in the compilation of machine learning models onto the resources of a specialized hardware accelerator. Our methodology involves a recursive depth-first search that limits exploration to a special class of canonical solutions, dramatically reducing the size of the search space. We also develop a spatial inference technique that exploits this special structure by pruning unpromising partial assignments and backtracking more effectively than otherwise possible. Finally, we introduce a new mechanism capable of detecting and eliminating dominated solutions from consideration. Empirical results demonstrate orders of magnitude improvement in performance as compared to the previous state-of-the-art on many benchmarks, as well as a substantial reduction in library size.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get fe5feca9-76f3-4b5b-a745-0bd4cc455842Cited by top-tier papers3
- STAlloc: Enhancing Memory Efficiency in Large-Scale Model Training with Spatio-Temporal PlanningZixiao Huang, Junhao Hu, Hao Lin, Chunyang Zhu et al.EuroSys 2026 · 1 citation
- jwmalloc: A Verified Memory Allocator for Mobile DevicesJiawei Wang, Ming Fu, Ruixian Wang, Chao Xu et al.OSDI 2026
- Automatically Generating ML Compiler Backends from Tensor Accelerator ISA DescriptionsDevansh Jain, Akash Pardeshi, Marco Frigo, Kaustubh Khulbe et al.OOPSLA 2026
Related papers
- AMOS: enabling automatic mapping for tensor computations on spatial accelerators with hardware abstractionSize Zheng, Renze Chen, Anjiang Wei, Yicheng Jin et al.ISCA 2022 · 63 citations
- TelaMalloc: Efficient On-Chip Memory Allocation for Production Machine Learning AcceleratorsMartin Maas, Ulysse Beaugnon, Arun Chauhan, Berkin IlbeyiASPLOS 2023 · 21 citations
- Distilling Arbitration Logic from Traces using Machine Learning: A Case Study on NoCYuan Zhou, Hanyu Wang, Jieming Yin, Zhiru ZhangDAC 2021 · 8 citations
- Soter: Analytical Tensor-Architecture Modeling and Automatic Tensor Program Tuning for Spatial AcceleratorsFuyu Wang, Minghua Shen, Yufei Ding, Nong XiaoISCA 2024 · 7 citations
- MESA: Microarchitecture Extensions for Spatial Architecture GenerationDong Kai Wang, Jiaqi Lou, Naiyin Jin, Edwin Mascarenhas et al.ISCA 2023 · 2 citations
