SWIM: selective write-verify for computing-in-memory neural accelerators
Zheyu Yan, Xiaobo Sharon Hu, Yiyu Shi
摘要
Computing-in-Memory architectures based on non-volatile emerging memories have demonstrated great potential for deep neural network (DNN) acceleration thanks to their high energy efficiency. However, these emerging devices can suffer from significant variations during the mapping process (i.e., programming weights to the devices), and if left undealt with, can cause significant accuracy degradation. The non-ideality of weight mapping can be compensated by iterative programming with a write-verify scheme, i.e., reading the conductance and rewriting if necessary. In all existing works, such a practice is applied to every single weight of a DNN as it is being mapped, which requires extensive programming time. In this work, we show that it is only necessary to select a small portion of the weights for write-verify to maintain the DNN accuracy, thus achieving significant speedup. We further introduce a second derivative based technique SWIM, which only requires a single pass of forward and backpropagation, to efficiently select the weights that need write-verify. Experimental results on various DNN architectures for different datasets show that SWIM can achieve up to 10x programming speedup compared with conventional full-blown write-verify while attaining a comparable accuracy.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper1
问问它们各自怎么用它相关 Paper
- Low-Cost and Effective Fault-Tolerance Enhancement Techniques for Emerging Memories-Based Deep Neural NetworksThai-Hoang Nguyen, Muhammad Imran, Jaehyuk Choi, Joon-Sung YangDAC 2021 · 被引用 13 次
- RWriC: A Dynamic Writing Scheme for Variation Compensation for RRAM-based In-Memory ComputingYucong Huang, Jingyu He, Kwang-Ting (Tim) Cheng, Chi-Ying Tsui 等DAC 2024 · 被引用 1 次
- Deep Learning Acceleration with Neuron-to-Memory TransformationMohsen Imani, Mohammad Samragh Razlighi, Yeseong Kim, Saransh Gupta 等HPCA 2020 · 被引用 31 次
- FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN AcceleratorGeng Yuan, Payman Behnam, Zhengang Li, Ali Shafiee 等ISCA 2021 · 被引用 73 次
- Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural NetworksQilin Zheng, Zongwei Wang, Zishun Feng, Bonan Yan 等DAC 2020 · 被引用 35 次
