A scalable SIMD RISC-V based processor with customized vector extensions for CRYSTALS-kyber
Huimin Li, Nele Mentens, Stjepan Picek
摘要
This paper uses RISC-V vector extensions to speed up lattice-based operations in architectures based on HW/SW co-design. We analyze the structure of the number-theoretic transform (NTT), inverse NTT (INTT), and coefficient-wise multiplication (CWM) in CRYSTALS-Kyber, a lattice-based key encapsulation mechanism. We propose 12 vector extensions for CRYSTALS-Kyber multiplication and four for finite field operations in combination with two optimizations of the HW/SW interface. This results in a speed-up of 141.7, 168.7, and 245.5 times for NTT, INTT, and CWM, respectively, compared with the baseline implementation, and a speed-up of over four times compared with the state-of-the-art HW/SW co-design using RV32IMC.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
相关 Paper
- Compact domain-specific co-processor for accelerating module lattice-based KEMJose Maria Bermudo Mera, Furkan Turan, Angshuman Karmakar, Sujoy Sinha Roy 等DAC 2020 · 被引用 33 次
- BP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular MultiplicationJingyao Zhang, Mohsen Imani, Elaheh SadrediniDAC 2023 · 被引用 23 次
- Towards ML-KEM & ML-DSA on OpenTitanAmin Abdulrahman, Felix Oberhansl, Hoang Nguyen Hien Pham, Jade Philipoom 等S&P 2025
- CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic HardwareHamid Nejatollahi, Saransh Gupta, Mohsen Imani, Tajana Simunic Rosing 等DAC 2020 · 被引用 63 次
- Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized HardwareNaifeng Zhang, Sophia Fu, Franz FranchettiMICRO 2025 · 被引用 4 次
