DeepSTL - From English Requirements to Signal Temporal Logic
Jie He, Ezio Bartocci, Dejan Nickovic, Haris Isakovic, Radu Grosu
摘要
Formal methods provide very powerful tools and techniques for the design and analysis of complex systems. Their practical application remains however limited, due to the widely accepted belief that formal methods require extensive expertise and a steep learning curve. Writing correct formal specifications in form of logical formulas is still considered to be a difficult and error prone task. In this paper we propose DeepSTL, a tool and technique for the translation of informal requirements, given as free English sentences, into Signal Temporal Logic (STL), a formal specification language for cyber-physical systems, used both by academia and advanced research labs in industry. A major challenge to devise such a translator is the lack of publicly available informal requirements and formal specifications. We propose a two-step workflow to address this challenge. We first design a grammar-based generation technique of synthetic data, where each output is a random STL formula and its associated set of possible English translations. In the second step, we use a state-of-the-art transformer-based neural translation technique, to train an accurate attentional translator of English to STL. The experimental results show high translation quality for patterns of English requirements that have been well trained, making this workflow promising to be extended for processing more complex translation tasks.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper6
- NL2TL: Transforming Natural Languages to Temporal Logics using Large Language ModelsYongchao Chen, Rujul Gandhi, Yang Zhang, Chuchu FanEMNLP 2023 · 被引用 48 次
- Bridging Natural Language and Formal Specification-Automated Translation of Software Requirements to LTL via Hierarchical Semantics Decomposition Using LLMsZhi Ma, Cheng Wen, Zhexin Su, Xiao Liang 等ASE 2025 · 被引用 3 次
- RESTL: Reinforcement Learning Guided by Multi-Aspect Rewards for Signal Temporal Logic TransformationYue Fang, Zhi Jin, Jie An, Hongshen Chen 等AAAI 2026 · 被引用 1 次
- Automating Requirements Formalization: Using LLMs and Low-Complexity Distinguishing Traces for Semantic ValidationDaniel Mendoza, Anastasia Mavridou, Andreas Katis, Caroline TrippelICSE 2026
- TeLoGraF: Temporal Logic Planning via Graph-encoded Flow MatchingYue Meng, Chuchu FanICML 2025
相关 Paper
- Efficient SMT-Based Model Checking for Signal Temporal LogicJia Lee, Geunyeol Yu, Kyungmin BaeASE 2021 · 被引用 12 次
- Control Synthesis of Cyber-Physical Systems for Real-Time Specifications Through Causation-Guided Reinforcement LearningXiaochen Tang, Zhenya Zhang, Miaomiao Zhang, Jie AnRTSS 2025 · 被引用 1 次
- Trace-Checking CPS Properties: Bridging the Cyber-Physical GapClaudio Menghi, Enrico Viganò, Domenico Bianculli, Lionel C. BriandICSE 2021
- Zero-Shot Trajectory Planning for Signal Temporal Logic TasksRuijia Liu, Ancheng Hou, Xiao Yu, Xiang YinNeurIPS 2025 · 被引用 14 次
- Iterative Circuit Repair Against Formal SpecificationsMatthias Cosler, Frederik Schmitt, Christopher Hahn, Bernd FinkbeinerICLR 2023 · 被引用 1 次
