Victor: A Variation-resilient Approach Using Cell-Clustered Charge-domain computing for High-density High-throughput MLC CiM
Mingyen Lee, Wenjun Tang, Yiming Chen, Juejian Wu, Hongtao Zhong, Yixin Xu, Yongpan Liu, Huazhong Yang, Vijaykrishnan Narayanan, Xueqing Li
摘要
Multi-level cell (MLC) NVM-based CiM has become a promising candidate in computing-in-memory (CiM) designs because of its non-volatility, high cell density, and improving compatibility with the CMOS process. However, most MLC CiM faces the challenges of non-ideal device limitations, including the low on/off ratio, large device-to-device variations, and read disturbances, which limit the computing accuracy, reliability, and throughput performance. This work proposes Victor, a variation-resilient approach using cell-clustered charge-domain computing for high-density and high-throughput MLC CiM. A cell-clustered-computing with local recovery unit (LRU) design methodology is proposed to improve matrix-vector-multiplication (MVM) reliability and throughput. To showcase the capability of Victor, 2b-4b MLC Resistive RAM (RRAM) is taken as an example for design and evaluation. Results show that Victor reaches 3.56x energy efficiency, 4x variation tolerance compared with the prior ratio-based MLC CiM. In addition, the throughput is improved by 3.1x with less than 1% DNN accuracy loss. Moreover, a dynamic boundary adaption approach is proposed to restore the accuracy loss of state drifting, which in return reduces the energy and latency overhead by 100x and 1.25x, respectively, compared with the conventional write-and-verify approach.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
相关 Paper
- Improving compute in-memory ECC reliability with successive correctionBrian Crafton, Zishen Wan, Samuel Spetalnick, Jong-Hyeok Yoon 等DAC 2022 · 被引用 17 次
- ER-DCIM: Error-Resilient Digital CIM Architecture with Run-Time MAC-Cell Error CorrectionZhen He, Yiqi Wang, Zihan Wu, Shaojun Wei 等HPCA 2025 · 被引用 3 次
- RWriC: A Dynamic Writing Scheme for Variation Compensation for RRAM-based In-Memory ComputingYucong Huang, Jingyu He, Kwang-Ting (Tim) Cheng, Chi-Ying Tsui 等DAC 2024 · 被引用 1 次
- DRCTL: A Disorder-Resistant Computation Translation Layer Enhancing the Lifetime and Performance of Memristive CIM ArchitectureHeng Zhou, Bing Wu, Huan Cheng, Jinpeng Liu 等MICRO 2024 · 被引用 3 次
- In-Memory Neural Network Accelerator based on eDRAM Cell with Enhanced Retention TimeInhwan Lee, Eunhwan Kim, Nameun Kang, Hyunmyung Oh 等DAC 2023 · 被引用 6 次
