LSQCA: Resource-Efficient Load/Store Architecture for Limited-Scale Fault-Tolerant Quantum Computing
Takumi Kobori, Yasunari Suzuki, Yosuke Ueno, Teruo Tanimoto, Synge Todo, Yuuki Tokunaga
摘要
Current fault-tolerant quantum computer (FTQC) architectures utilize several encoding techniques to enable reliable logical operations with restricted qubit connectivity. However, such logical operations demand additional memory overhead to ensure fault tolerance. Since the main obstacle to practical quantum computing is the limited qubit count, our primary mission is to design floorplans that can reduce memory overhead without compromising computational capability. Despite extensive efforts to explore FTQC architectures, even the current state-of-the-art floorplan strategy devotes 50% of memory space to this overhead, not to data storage, to guarantee unit-time random access to all logical qubits. In this paper, we propose an FTQC architecture based on a novel floorplan strategy, Load/Store Quantum Computer Architecture (LSQCA), which can achieve almost 100% memory density. The idea behind our architecture is to separate the whole memory regions into small computational space called Computational Registers (CR) and space-efficient memory space called Scan-Access Memory (SAM). We define an instruction set for these abstract structures and provide concrete designs named point-SAM and line-SAM architectures. With this design, we can improve the memory density by allowing variable-latency memory access while concealing the latency with other bottlenecks. We also propose optimization techniques to exploit properties of quantum programs observed in our static analysis, such as access locality in memory reference timestamps. Our numerical results indicate that LSQCA successfully leverages this idea. In a resource-restricted situation, a specific benchmark shows that we can achieve approximately 90% memory density with 5% increase in the execution time compared to a conventional floorplan, which achieves at most 50% memory density for unit-time random access. Our design is defined as an abstract form, making this principle ubiquitous and applicable to a wide range of quantum devices, qubit-connectivity configurations, and error-correcting codes.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
它引用的顶会 Paper8
- NISQ+: Boosting quantum computing power by approximating quantum error correctionAdam Holmes, Mohammad Reza Jokar, Ghasem Pasandi, Yongshan Ding 等ISCA 2020 · 被引用 85 次
- Scaling Superconducting Quantum Computers with Chiplet ArchitecturesKaitlin N. Smith, Gokul Subramanian Ravi, Jonathan M. Baker, Frederic T. ChongMICRO 2022 · 被引用 56 次
- XQsim: modeling cross-technology control processors for 10+K qubit quantum computersIlkwon Byun, Junpyo Kim, Dongmoon Min, Ikki Nagaoka 等ISCA 2022 · 被引用 32 次
- QULATIS: A Quantum Error Correction Methodology toward Lattice SurgeryYosuke Ueno, Masaaki Kondo, Masamitsu Tanaka, Yasunari Suzuki 等HPCA 2022 · 被引用 24 次
- Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic raysYasunari Suzuki, Takanori Sugiyama, Tomochika Arai, Wang Liao 等MICRO 2022 · 被引用 18 次
相关 Paper
- Accelerating Computation in Quantum LDPC CodeJungmin Cho, Hyeonseong Jeong, Junpyo Kim, Junhyuk Choi 等ASPLOS 2026
- Systems Architecture for Quantum Random Access MemoryShifan Xu, Connor T. Hann, Ben Foxman, Steven M. Girvin 等MICRO 2023 · 被引用 24 次
- AFS: Accurate, Fast, and Scalable Error-Decoding for Fault-Tolerant Quantum ComputersPoulami Das, Christopher A. Pattison, Srilatha Manne, Douglas M. Carmean 等HPCA 2022 · 被引用 58 次
- LANCER: Low-Overhead, Accurate, and Non-Destructive Calibration for Real-World Fault-Tolerant Quantum ApplicationsJunpyo Kim, Jungmin Cho, Hyeonseong Jeong, Dongmoon Min 等MICRO 2025 · 被引用 2 次
- Virtualized Logical Qubits: A 2.5D Architecture for Error-Corrected Quantum ComputingCasey Duckering, Jonathan M. Baker, David I. Schuster, Frederic T. ChongMICRO 2020 · 被引用 14 次
