Timing macro modeling with graph neural networks
Kevin Kai-Chun Chang, Chun-Yao Chiang, Pei-Yu Lee, Iris Hui-Ru Jiang
摘要
Due to rapidly growing design complexity, timing macro modeling has been widely adopted to enable hierarchical and parallel timing analysis. The main challenge of timing macro modeling is to identify timing variant pins for achieving high timing accuracy while keeping a compact model size. To tackle this challenge, prior work applied ad-hoc techniques and threshold setting. In this work, we present a novel timing macro modeling approach based on graph neural networks (GNNs). A timing sensitivity metric is proposed to precisely evaluate the influence of each pin on the timing accuracy. Based on the timing sensitivity data and the circuit topology, the GNN model can effectively learn and capture timing variant pins. Experimental results show that our GNN-based framework reduces 10% model sizes while preserving the same timing accuracy as the state-of-the-art. Furthermore, taking common path pessimism removal (CPPR) as an example, the generality and applicability of our framework on various timing analysis models and modes are also validated empirically.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了最后一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper1
问问它们各自怎么用它它引用的顶会 Paper3
- ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural NetworksHaoxing Ren, George F. Kokai, Walker J. Turner, Ting-Sheng KuDAC 2020 · 被引用 107 次
- TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICsYi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi 等DAC 2020 · 被引用 63 次
- Adaptive Layout Decomposition with Graph Embedding Neural NetworksWei Li, Jialu Xia, Yuzhe Ma, Jialu Li 等DAC 2020 · 被引用 6 次
相关 Paper
- A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large DesignsZizheng Guo, Tsung-Wei Huang, Yibo LinDAC 2021 · 被引用 31 次
- A timing engine inspired graph neural network model for pre-routing slack predictionZizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang 等DAC 2022 · 被引用 121 次
- CirSTAG: Circuit Stability Analysis on Graph-based ManifoldsWuxinlin Cheng, Yihang Yuan, Chenhui Deng, Ali Aghdaei 等DAC 2025 · 被引用 1 次
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li 等DAC 2022 · 被引用 57 次
- GCS-Timer: GPU-Accelerated Current Source Model Based Static Timing AnalysisShiju Lin, Guannan Guo, Tsung-Wei Huang, Weihua Sheng 等DAC 2024 · 被引用 18 次
