Ring Road: A Scalable Polar-Coordinate-based 2D Network-on-Chip Architecture
Yinxiao Feng, Wei Li, Kaisheng Ma
摘要
Networks-on-chip (NoCs) are scaled out to build large-scale multi-chip networks to meet the growing demand for computing. However, the traditional router-based NoC architecture has significant limitations: 1) The overhead of routers is high, especially for long-distance traffic that traverses numerous chips and hops; 2) On/off-chip traffic is mixed up, so the local NoC performance is dragged down by the cross-chip traffic; 3) The routing design of intra/inter-chip networks is also entangled. The alternative router-less solution based on isolated multi-ring (IMR) can address some of these issues; however, the complete lack of routers leads to wiring overhead and limited scalability thus not suitable for large-scale multi-chip networks. Therefore, we are motivated to design a new network architecture that can reduce router/wiring overhead, isolate on/off-chip traffic, and decouple inter/intra-chip routing design by combining the advantages of both routers and router-less rings. In this paper, we propose Ring Road, in which high-speed isolated multi-rings are integrated with compact routers, thus achieving flexible traffic delivery with less router usage and overhead. A polar-coordinate-based description is presented to describe the topology, and corresponding deadlock-free routing algorithms are discussed. As a standalone NoC, Ring Road is low-cost, low-latency, and high-performance. It can also be scaled out into multi-chip networks without redesigning the on-chip routing regardless of inter-chip topology. With low-cost isolated ring channels, no matter how heavy the cross-chip traffic is, the local NoC performance remains consistent. Circuit implementation and post-synthesis analysis show that Ring Road achievesbandwidth-per-area andbandwidth-per-power compared with the traditional mesh router. Cycle-accurate simulation shows that Ring Road achieves better performance and energy efficiency at various workloads and configurations.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
相关 Paper
- Multi-Resonance Mesh-Based Wavelength-Routed Optical Networks-on-ChipZhidan Zheng, Liaoyuan Cheng, Kanta Arisawa, Qingyu Li 等DAC 2024 · 被引用 12 次
- Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale IntegrationYinxiao Feng, Kaisheng MaSC 2024 · 被引用 10 次
- FastTrackNoC: A NoC with FastTrack Router DatapathsAhsen Ejaz, Ioannis SourdisHPCA 2022 · 被引用 4 次
- CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus TopologyLiang Wang, Leibo Liu, Xiaohang Wang, Jie Han 等DAC 2020 · 被引用 4 次
- A Scalable Methodology for Designing Efficient Interconnection Network of ChipletsYinxiao Feng, Dong Xiang, Kaisheng MaHPCA 2023 · 被引用 38 次
