AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
Jawad Haj-Yahya, Haris Volos, Davide B. Bartolini, Georgia Antoniou, Jeremie S. Kim, Zhe Wang, Kleovoulos Kalaitzidis, Tom Rollet, Zhirui Chen, Ye Geng, Onur Mutlu, Yiannakis Sazeides
摘要
User-facing applications running in modern datacenters exhibit irregular request patterns and are implemented using a multitude of services with tight latency requirements (30–250s). These characteristics render existing energy-conserving techniques ineffective when processors are idle due to the long transition time (order of 100s) from a deep CPU core idle power state (C-state). While prior works propose management techniques to mitigate this inefficiency, we tackle it at its root with AgileWatts (AW): a new deep CPU core C-state architecture optimized for datacenter server processors targeting latency-sensitive applications.AW drastically reduces the transition latency from deep CPU core idle power states while retaining most of their power savings based on three key ideas. First, AW eliminates the latency (several microseconds) of savinglrestoring the core context when powering-off/-on the core in a deep idle state by i) implementing medium-grained power-gates, carefully distributed across the CPU core, and ii) reraining context in the power-ungated domain. Second, AW eliminates rhe flush latency (several tens of microseconds) of the LllL2 caches when entering a deep idle state by keeping LllL2 content power-ungated. A small control logic also remains ungated to serve cache coherence traffic. AW implements cache sleep-mode and leakage reduction for the power-ungated domain by lowering a core’s voltage to the minimum operational level. Third, using a state-of-the-art power efficient all-digital phase-locked loop (ADPLL) clock generator, AW keeps the PLL active and locked during the idle state, cutting microseconds of wake-up latency at negligible power cost.Our evaluation with an accurate industrial-grade simulator calibrated against an Intel Skylake server shows that AW reduces the energy consumprion of Memcached by up to 71% (35% on average) with<1% end-to-end performance degradation. We observe similar trends for other evaluated services (MySQL and Kafka). AW’s new deep C-states C6A and C6AE reduce transition-time by up to 900 as compared to the deepest existing idle state C6, while consuming only 7% and 5% of the active state (C0) power, respectively.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了最后一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper3
- Designing Cloud Servers for Lower CarbonJaylen Wang, Daniel S. Berger, Fiodar Kazhamiaka, Celine Irvene 等ISCA 2024 · 被引用 49 次
- BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCsMartin Cochet, Karthik Swaminathan, Erik Jens Loscalzo, Joseph Zuckerman 等ISCA 2024 · 被引用 7 次
- Mosaic: Harnessing the Micro-Architectural Resources of Servers in Serverless EnvironmentsJovan Stojkovic, Esha Choukse, Enrique Saurez, Íñigo Goiri 等MICRO 2024 · 被引用 6 次
它引用的顶会 Paper10
- A large scale analysis of hundreds of in-memory cache clusters at TwitterJuncheng Yang, Yao Yue, K. V. RashmiOSDI 2020 · 被引用 245 次
- Sage: practical and scalable ML-driven performance debugging in microservicesYu Gan, Mingyu Liang, Sundar Dev, David Lo 等ASPLOS 2021 · 被引用 170 次
- Cost-Efficient Overclocking in Immersion-Cooled DatacentersMajid Jalili, Ioannis Manousakis, Iñigo Goiri, Pulkit A. Misra 等ISCA 2021 · 被引用 54 次
- SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile ProcessorsJawad Haj-Yahya, Mohammed Alser, Jeremie S. Kim, Abdullah Giray Yaglikçi 等ISCA 2020 · 被引用 48 次
- Q-Zilla: A Scheduling Framework and Core Microarchitecture for Tail-Tolerant MicroservicesAmirhossein Mirhosseini, Brendan L. West, Geoffrey W. Blake, Thomas F. WenischHPCA 2020 · 被引用 30 次
相关 Paper
- AgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter ServersGeorgia Antoniou, Haris Volos, Davide B. Bartolini, Tom Rollet 等MICRO 2022 · 被引用 6 次
- NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical WorkloadsKi-Dong Kang, Gyeongseo Park, Hyosang Kim, Mohammad Alian 等MICRO 2021 · 被引用 18 次
- Agile-DRAM: Agile Trade-Offs in Memory Capacity, Latency, and Energy for Data CentersJaeyoon Lee, Wonyeong Jung, Dongwhee Kim, Daero Kim 等HPCA 2024 · 被引用 4 次
- EcoCore: Dynamic Core Management for Improving Energy Efficiency in Latency-Critical ApplicationsGyeongseo Park, Minho Kim, Ki-Dong Kang, Yunhyeong Jeon 等MICRO 2025 · 被引用 1 次
- BrokenSleep: Remote Power Timing Attack Exploiting Processor Idle StatesHyosang Kim, Ki-Dong Kang, Gyeongseo Park, Seungkyu Lee 等HPCA 2025 · 被引用 2 次
