EVE: Ephemeral Vector Engines
Khalid Al-Hawaj, Tuan Ta, Nick Cebry, Shady Agwa, Olalekan Afuye, Eric Hall, Courtney Golden, Alyssa B. Apsel, Christopher Batten
摘要
There has been a resurgence of interest in vector architectures evident by recent adoption of vector extensions in mainstream instruction set architectures. Traditionally, vector engines leverage this abstraction by exploiting its inherent regularity to increase performance and efficiency. Recent work on SRAM-based compute-in-memory has shown promise in reducing the area overhead of these engines. In this work, we propose ephemeral vector engines (EVE) where we leverage SRAM-based compute-in-memory techniquesas well as bit-peripheral computations to facilitate efficient vector execution. EVE uses a novel approach of bit-hybrid execution, striking a balance between throughput and latency. Evaluated on the Rodinia and RiVEC benchmark suites, EVE achieves almost 8× speed-up compared to an out-of-order processor and 4.59× compared to an integrated vector unit. EVE achieves speed-ups comparable to an aggressive decoupled vector unit and increases the area-normalized performance by over 2 ×. By repurposing SRAM arrays in the L2 cache to create ephemeral vector execution units, EVE is able to efficiently achieve high performance while incurring as little as 11.7% area overhead.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper3
- Multi-Dimensional Vector ISA Extension for Mobile In-Cache ComputingAlireza Khadem, Daichi Fujiki, Hilbert Chen, Yufeng Gu 等HPCA 2025 · 被引用 4 次
- Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM DeviceNiansong Zhang, Wenbo Zhu, Courtney Golden, Dan Ilan 等MICRO 2025 · 被引用 2 次
- BAAP: Coupling Compute-in-SRAM with DRAM Banks for Near-Memory ProcessingCecilio C. Tamarit, Socrates S. Wong, Akshati Vaishnav, José F. MartínezISCA 2026
它引用的顶会 Paper1
相关 Paper
- CAPE: A Content-Addressable Processing EngineHelena Caminal, Kailin Yang, Srivatsa Srinivasa, Akshay Krishna Ramanathan 等HPCA 2021 · 被引用 30 次
- ARCANE: Adaptive RISC-V Cache Architecture for Near-memory ExtensionsVincenzo Petrolo, Flavia Guella, Michele Caon, Pasquale Davide Schiavone 等DAC 2025 · 被引用 1 次
- Unlimited Vector Extension with Data Streaming SupportJoao Mario Domingos, Nuno Neves, Nuno Roma, Pedro TomásISCA 2021 · 被引用 31 次
- big.VLITTLE: On-Demand Data-Parallel Acceleration for Mobile Systems on ChipTuan Ta, Khalid Al-Hawaj, Nick Cebry, Yanghui Ou 等MICRO 2022 · 被引用 10 次
- PipeIMC: A Pipelined In-SRAM Computing ArchitectureYikai Cui, Renhao Fan, Weike Li, Mingzhao Li 等ISCA 2026
