Hardening Circuit-Design IP Against Reverse-Engineering Attacks
Animesh Chhotaray, Thomas Shrimpton
摘要
Design-hiding techniques are a central piece of academic and industrial efforts to protect electronic circuits from being reverse-engineered. However, these techniques have lacked a principled foundation to guide their design and security evaluation, leading to a long line of broken schemes. In this paper, we begin to lay this missing foundation. We establish formal syntax for design-hiding (DH) schemes, a cryptographic primitive that encompasses all known design-stage methods to hide the circuit that is handed to a (potentially adversarial) foundry for fabrication. We give two security notions for this primitive: function recovery (FR) and key recovery (KR). The former is the ostensible goal of design-hiding methods to prevent reverse-engineering the functionality of the circuit, but most prior work has focused on the latter. We then present the first provably (FR,KR)-secure DH scheme, . A side-benefit of our security proof is a framework for analyzing a broad class of new DH schemes. We finish by unpacking our main security result, to provide parameter-setting guidance.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper2
- INSIGHT: Attacking Industry-Adopted Learning Resilient Logic Locking Techniques Using Explainable Graph Neural NetworkLakshmi Likhitha Mankali, Ozgur Sinanoglu, Satwik PatnaikUSENIX Security 2024 · 被引用 8 次
- FuncTeller: How Well Does eFPGA Hide Functionality?Zhaokun Han, Mohammed Shayan, Aneesh Dixit, Mustafa M. Shihab 等USENIX Security 2023
它引用的顶会 Paper1
相关 Paper
- LoPher: SAT-Hardened Logic Embedding on Block CiphersAkashdeep Saha, Sayandeep Saha, Siddhartha Chowdhury, Debdeep Mukhopadhyay 等DAC 2020 · 被引用 31 次
- Provably-Secure Logic Locking: From Theory To PracticeMuhammad Yasin, Abhrajit Sengupta, Mohammed Thari Nabeel, Mohammed Ashraf 等CCS 2017 · 被引用 323 次
- DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertYJianqi Chen, Monir Zaman, Yiorgos Makris, R. D. Shawn Blanton 等DAC 2020 · 被引用 28 次
- Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided AttacksNimisha Limaye, Animesh Basak Chowdhury, Christian Pilato, Mohammed Thari Nabeel 等DAC 2021 · 被引用 28 次
- It's About Time: Detecting Timing Side-Channel Vulnerabilities in High-Level Synthesis DesignsDenis Zuppiger, Katharina Ceesay-Seitz, Jiahui Xu, Lana Josipović 等CCS 2026
