Top-Level Routing for Multiply-Instantiated Blocks with Topology Hashing
Jiarui Wang, Xun Jiang, Yibo Lin
摘要
Modern System-on-Chip (SoC) design is divided into hierarchical instances using the multiply-instantiated block (MIB) technique to simplify the design process. Top-level routing aims at providing routing prototyping between those instances. It requires consideration of replicated routing paths that can either be utilized for routing or remain as floating segments. Conventional path-searching based algorithm often fails to find a legal solution under such a scenario. To address this, we propose an effective and efficient top-level routing framework for MIBs by hashing the topology of each net and using a group maze routing scheme.
Experimental results demonstrate promising performance compared to the winners of the MIB-aware top-level router contest 2022 organized by Synopsys.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
它引用的顶会 Paper1
相关 Paper
- EDGE: Efficient DAG-based Global Routing EngineJinwei Liu, Evangeline F. Y. YoungDAC 2023 · 被引用 20 次
- Time-Division Multiplexing Based System-Level FPGA Routing for Logic VerificationPeng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu 等DAC 2020 · 被引用 18 次
- HubRouter: Learning Global Routing via Hub Generation and Pin-hub ConnectionXingbo Du, Chonghua Wang, Ruizhe Zhong, Junchi YanNeurIPS 2023 · 被引用 17 次
- Synergistic Die-Level Router for Multi-FPGA System with Time-Division Multiplexing OptimizationJiarui Wang, Yanjing Liu, Yibo LinDAC 2025 · 被引用 1 次
- A Scalable Methodology for Designing Efficient Interconnection Network of ChipletsYinxiao Feng, Dong Xiang, Kaisheng MaHPCA 2023 · 被引用 38 次
