Shortest Path to Secured Hardware: Domain Oriented Masking with High-Level-Synthesis
Rajat Sadhukhan, Sayandeep Saha, Debdeep Mukhopadhyay
摘要
Implementing hardware secure against side-channel attacks (SCA) demands significant time and expertise in hardware design. In this paper, we propose a simple and fast approach for synthesizing masked block cipher hardware from a C-code exploiting High-Level-Synthesis (HLS), which allows a very short design time. Compared to previous approaches, our proposal provides a systematic and general flow based on state-of-the-art Domain-Oriented Masking (DOM). We also present a fast security-validation flow for the synthesized circuits at the early design stages using commercial-off-the-shelf CAD tools. Efficacy of the proposed design-flow has been established over a set of representative benchmarks including a masked S-Box and a lightweight block-cipher.
问问这篇 Paper
问问你的智能体。
Lune 读过与它相关的顶会 Paper,每个回答都会注明依据哪几篇。
相关 Paper
- HyCaMi: High-Level Synthesis for Cache Side-Channel MitigationHeiko Mantel, Joachim Schmidt, Thomas Schneider, Maximilian Stillger 等DAC 2024 · 被引用 1 次
- INDIANA - Verifying (Random) Probing Security Through Indistinguishability AnalysisChristof Beierle, Jakob Feldtkeller, Anna Guinet, Tim Güneysu 等EUROCRYPT 2025 · 被引用 2 次
- Low-Latency Hardware Private CircuitsDavid Knichel, Amir MoradiCCS 2022 · 被引用 20 次
- It's About Time: Detecting Timing Side-Channel Vulnerabilities in High-Level Synthesis DesignsDenis Zuppiger, Katharina Ceesay-Seitz, Jiahui Xu, Lana Josipović 等CCS 2026
- On the Unpredictability of SPICE Simulations for Side-Channel Leakage Verification of Masked Cryptographic CircuitsKazuki Monta, Makoto Nagata, Josep Balasch, Ingrid VerbauwhedeDAC 2023 · 被引用 3 次
