CXL-INTERPLAY: Unraveling and Characterizing CXL Interference in Modern Computer Systems
Shunyu Mao, Jiajun Luo, Yixin Li, Jiapeng Zhou, Weidong Zhang, Zheng Liu, Teng Ma, Shuwen Deng
摘要
Compute Express Link (CXL) is a promising technology that addresses memory and storage challenges. Despite its advantages, CXL faces performance threats from external interference when coexisting with current memory and storage systems. This interference is under-explored in existing research. To address this, we develop CXL-Interplay, systematically characterizing and analyzing interference from memory and storage systems. To the best of our knowledge, we are the first to characterize CXL interference on real CXL hardware. We also provide reverse-reasoning analysis with performance counters and kernel functions. In the end, we propose and evaluate mitigation solutions.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了每一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper1
问问它们各自怎么用它它引用的顶会 Paper8
- Demystifying CXL Memory with Genuine CXL-Ready Systems and DevicesYan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper 等MICRO 2023 · 被引用 133 次
- Managing Memory Tiers with CXL in Virtualized EnvironmentsYuhong Zhong, Daniel S. Berger, Carl A. Waldspurger, Ryan Wee 等OSDI 2024 · 被引用 77 次
- MEMTIS: Efficient Memory Tiering with Dynamic Page Classification and Page Size DeterminationTaehyung Lee, Sumit Kumar Monga, Changwoo Min, Young Ik EomSOSP 2023 · 被引用 67 次
- Exploring Performance and Cost Optimization with ASIC-Based CXL MemoryYupeng Tang, Ping Zhou, Wenhui Zhang, Henry Hu 等EuroSys 2024 · 被引用 40 次
- Extending Intel-x86 consistency and persistency: formalising the semantics of Intel-x86 memory types and non-temporal storesAzalea Raad, Luc Maranget, Viktor VafeiadisPOPL 2022 · 被引用 24 次
相关 Paper
- Systematic CXL Memory Characterization and Performance Analysis at ScaleJinshu Liu, Hamid Hadian, Yuyue Wang, Daniel S. Berger 等ASPLOS 2025 · 被引用 47 次
- CTXNL: A Software-Hardware Co-designed Solution for Efficient CXL-Based Transaction ProcessingZhao Wang, Yiqi Chen, Cong Li, Yijin Guan 等ASPLOS 2025 · 被引用 9 次
- A Programming Model for Disaggregated Memory over CXLGal Assa, Moritz Lumme, Lucas Bürgi, Michal Friedman 等ASPLOS 2026 · 被引用 4 次
- C³: CXL Coherence Controllers for Heterogeneous ArchitecturesAnatole Lefort, David Schall, Nicolò Carpentieri, Julian Pritzi 等HPCA 2026 · 被引用 1 次
- NeoMem: Hardware/Software Co-Design for CXL-Native Memory TieringZhe Zhou, Yiqi Chen, Tao Zhang, Yang Wang 等MICRO 2024 · 被引用 17 次
