CORE: Collaborative Optimization with Reinforcement Learning and Evolutionary Algorithm for Floorplanning
Pengyi Li, Shixiong Kai, Jianye Hao, Ruizhe Zhong, Hongyao Tang, Zhentao Tang, Mingxuan Yuan, Junchi Yan
摘要
Floorplanning is the initial step in the physical design process of Electronic Design Automation (EDA), directly influencing subsequent placement, routing, and final power of the chip. However, the solution space in floorplanning is vast, and current algorithms often struggle to explore it sufficiently, making them prone to getting trapped in local optima. To achieve efficient floorplanning, we propose CORE, a general and effective solution optimization framework that synergizes Evolutionary Algorithms (EAs) and Reinforcement Learning (RL) for high-quality layout search and optimization. Specifically, we propose the Clustering-based Diversified Evolutionary Search that directly perturbs layouts and evolves them based on novelty and performance. Additionally, we model the floorplanning problem as a sequential decision problem with B*-Tree representation and employ RL for efficient learning. To efficiently coordinate EAs and RL, we propose the reinforcement-driven mechanism and evolution-guided mechanism. The former accelerates population evolution through RL, while the latter guides RL learning through EAs. The experimental results on the MCNC and GSRC benchmarks demonstrate that CORE outperforms other strong baselines in terms of wirelength and area utilization metrics, achieving a 12.9% improvement in wirelength. CORE represents the first evolutionary reinforcement learning (ERL) algorithm for floorplanning, surpassing existing RL-based methods. The code is available at https://github.com/yeshenpy/CORE.
问问这篇 Paper
智能体会读完全文。
Lune 把这篇 Paper 索引到了最后一个公式,引用它的顶会 Paper 也一样。你提问,回答直接引用原文。
引用它的顶会 Paper1
问问它们各自怎么用它它引用的顶会 Paper16
- Eureka: Human-Level Reward Design via Coding Large Language ModelsYecheng Jason Ma, William Liang, Guanzhi Wang, De-An Huang 等ICLR 2024 · 被引用 582 次
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen 等DAC 2020 · 被引用 326 次
- On Joint Learning for Solving Placement and Routing in Chip DesignRuoyu Cheng, Junchi YanNeurIPS 2021 · 被引用 135 次
- MaskPlace: Fast Chip Placement via Reinforced Visual Representation LearningYao Lai, Yao Mu, Ping LuoNeurIPS 2022 · 被引用 105 次
- Proximal Distilled Evolutionary Reinforcement LearningCristian Bodnar, Ben Day, Pietro LióAAAI 2020 · 被引用 101 次
相关 Paper
- Reinforcement Learning within Tree Search for Fast Macro PlacementZijie Geng, Jie Wang, Ziyan Liu, Siyuan Xu 等ICML 2024 · 被引用 23 次
- EGPlace: An Efficient Macro Placement Method via Evolutionary Search with Greedy Repositioning Guided MutationJi Deng, Zhao Li, Ji Zhang, Jun GaoICML 2025
- RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D FloorplanningRuizhe Zhong, Xingbo Du, Junchi YanICML 2026
- Floorplanning with graph attentionYiting Liu, Ziyi Ju, Zhengming Li, Mingzhi Dong 等DAC 2022 · 被引用 16 次
- Towards Automated RISC-V Microarchitecture Design with Reinforcement LearningChen Bai, Jianwang Zhai, Yuzhe Ma, Bei Yu 等AAAI 2024 · 被引用 20 次
