SWIM: selective write-verify for computing-in-memory neural accelerators
Zheyu Yan, Xiaobo Sharon Hu, Yiyu Shi
Abstract
Computing-in-Memory architectures based on non-volatile emerging memories have demonstrated great potential for deep neural network (DNN) acceleration thanks to their high energy efficiency. However, these emerging devices can suffer from significant variations during the mapping process (i.e., programming weights to the devices), and if left undealt with, can cause significant accuracy degradation. The non-ideality of weight mapping can be compensated by iterative programming with a write-verify scheme, i.e., reading the conductance and rewriting if necessary. In all existing works, such a practice is applied to every single weight of a DNN as it is being mapped, which requires extensive programming time. In this work, we show that it is only necessary to select a small portion of the weights for write-verify to maintain the DNN accuracy, thus achieving significant speedup. We further introduce a second derivative based technique SWIM, which only requires a single pass of forward and backpropagation, to efficiently select the weights that need write-verify. Experimental results on various DNN architectures for different datasets show that SWIM can achieve up to 10x programming speedup compared with conventional full-blown write-verify while attaining a comparable accuracy.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers1
Ask how each one uses itRelated papers
- Low-Cost and Effective Fault-Tolerance Enhancement Techniques for Emerging Memories-Based Deep Neural NetworksThai-Hoang Nguyen, Muhammad Imran, Jaehyuk Choi, Joon-Sung YangDAC 2021 · 13 citations
- RWriC: A Dynamic Writing Scheme for Variation Compensation for RRAM-based In-Memory ComputingYucong Huang, Jingyu He, Kwang-Ting (Tim) Cheng, Chi-Ying Tsui et al.DAC 2024 · 1 citation
- Deep Learning Acceleration with Neuron-to-Memory TransformationMohsen Imani, Mohammad Samragh Razlighi, Yeseong Kim, Saransh Gupta et al.HPCA 2020 · 31 citations
- FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN AcceleratorGeng Yuan, Payman Behnam, Zhengang Li, Ali Shafiee et al.ISCA 2021 · 73 citations
- Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural NetworksQilin Zheng, Zongwei Wang, Zishun Feng, Bonan Yan et al.DAC 2020 · 35 citations
