E-WarP: A System-wide Framework for Memory Bandwidth Profiling and Management
Parul Sohal, Rohan Tabish, Ulrich Drepper, Renato Mancuso
Abstract
The proliferation of multi-core, accelerator-enabled embedded systems has introduced new opportunities to consolidate real-time systems of increasing complexity. But the road to build confidence on the temporal behavior of co-running applications has presented formidable challenges. Most prominently, the main memory subsystem represents a performance bottleneck for both CPUs and accelerators. And industry-viable frameworks for full-system main memory management and performance analysis are past due.
In this paper, we propose our Envelope-aWare Predictive model, or E-WarP for short. E-WarP is a methodology and technological framework to: (1) analyze the memory demand of applications following a profile-driven approach; (2) make realistic predictions on the temporal behavior of workload deployed on CPUs and accelerators; and (3) perform saturation-aware system consolidation. This work aims at providing the technological foundations as well as the theoretical grassroots for truly workload-aware analysis of real-time systems. We provide a full implementation of our techniques on a commercial platform (NXP S32V234) and make two key observations. First, we achieve, on average, a 6% overprediction on the runtime of bandwidth-regulated applications. Second, we experimentally validate that the calculated bounds hold if the main memory subsystem operates below saturation.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext fa5de711-300a-46ed-abfb-e74d2759d07dCited by top-tier papers5
- CAESAR: Coherence-Aided Elective and Seamless Alternative Routing via on-chip FPGAShahin Roozkhosh, Denis Hoornaert, Renato MancusoRTSS 2022 · 10 citations
- Coherence-Aided Memory Bandwidth RegulationIvan Izhbirdeev, Denis Hoornaert, Weifan Chen, Alexander Zuepke et al.RTSS 2024 · 7 citations
- Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-based Heterogeneous SoCsGianluca Brilli, Giacomo Valente, Alessandro Capotondi, Paolo Burgio et al.DAC 2023 · 6 citations
- Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time SystemsConnor Sullivan, Alex Manley, Mohammad Alian, Heechul YunRTSS 2024 · 4 citations
- Finding NEMO: Nimble and Expressive Memory ObservabilityShihang Li, Matthew Giordano, Tushar Garg, Rohan Kadekodi et al.OSDI 2026 · 1 citation
Related papers
- Watwaos: A Framework for Worst-Case-Aware Tailoring and Whole-System Analysis of Energy-Constrained Real-Time SystemsTobias Häberlein, Eva Dengler, Phillip Raffeck, Peter WägemannRTSS 2025
- Data-Driven Structured Thermal Modeling for COTS Multi-core ProcessorsSeyedmehdi Hosseinimotlagh, Daniel Enright, Christian R. Shelton, Hyoseung KimRTSS 2021 · 4 citations
- Future aware Dynamic Thermal Management in CPU-GPU Embedded PlatformsSrijeeta Maity, Rudrajyoti Roy, Anirban Majumder, Soumyajit Dey et al.RTSS 2022 · 9 citations
- SPET: Transparent SRAM Allocation and Model Partitioning for Real-time DNN Tasks on Edge TPUChanghun Han, Hoon Sung Chwa, Kilho Lee, Sangeun OhDAC 2023 · 6 citations
- Improving Timing-Related Guarantees for Main Memory in Multicore Critical Embedded SystemsAsier Fernández de Lecea, Mohamed Hassan, Enrico Mezzetti, Jaume Abella et al.RTSS 2023 · 6 citations
