USENIX Security2020Top-tier venue
The Unpatchable Silicon: A Full Break of the Bitstream Encryption of Xilinx 7-Series FPGAs
Maik Ender, Amir Moradi, Christof Paar
Abstract
The security of FPGAs is a crucial topic, as any vulnerability within the hardware can have severe consequences, if they are used in a secure design. Since FPGA designs are encoded in a bitstream, securing the bitstream is of the utmost importance. Adversaries have many motivations to recover and manipulate the bitstream, including design cloning, IP theft, manipulation of the design, or design subversions e.g., through hardware Trojans. Given that FPGAs are often part of cyber-physical systems e.g., in aviation, medical, or industrial devices, this can even lead to physical harm. Consequently, vendors have introduced bitstream encryption, offering authenticity and confidentiality. Even though attacks against bitstream encryption have been proposed in the past, e.g., side-channel analysis and probing, these attacks require sophisticated equipment and considerable technical expertise. In this paper, we introduce novel low-cost attacks against the Xilinx 7-Series (and Virtex-6) bitstream encryption, resulting in the total loss of authenticity and confidentiality. We exploit a design flaw which piecewise leaks the decrypted bitstream. In the attack, the FPGA is used as a decryption oracle, while only access to a configuration interface is needed. The attack does not require any sophisticated tools and, depending on the target system, can potentially be launched remotely. In addition to the attacks, we discuss several countermeasures.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext f81f74ad-e178-4283-abc9-dba29089d091Cited by top-tier papers5
- Real-World Snapshots vs. Theory: Questioning the t-Probing Security ModelThilo Krachenfels, Fatemeh Ganji, Amir Moradi, Shahin Tajik et al.S&P 2021 · 42 citations
- Anti-Tamper Radio: System-Level Tamper Detection for Computing SystemsPaul Staat, Johannes Tobisch, Christian T. Zenger, Christof PaarS&P 2022 · 20 citations
- ReFuzz: Reusing Tests for Processor Fuzzing with Contextual BanditsChen Chen, Zaiyan Xu, Mohamadreza Rostami, David Liu et al.NDSS 2026 · 4 citations
- PISTIS: Trusted Computing Architecture for Low-end Embedded SystemsMichele Grisafi, Mahmoud Ammar, Marco Roveri, Bruno CrispoUSENIX Security 2022
- Silicon Heist: (Ransom) Attacks for Cloud FPGAs via Privilege EscalationSimon Klix, Felix Hahn, Maik Ender, Nils Albartus et al.USENIX Security 2026
Builds on2
- HardFails: Insights into Software-Exploitable Hardware BugsGhada Dessouky, David Gens, Patrick Haney, Garrett Persyn et al.USENIX Security 2019 · 149 citations
- On the Power of Optical Contactless Probing: Attacking Bitstream Encryption of FPGAsShahin Tajik, Heiko Lohrke, Jean-Pierre Seifert, Christian BoitCCS 2017 · 116 citations
Related papers
- FuncTeller: How Well Does eFPGA Hide Functionality?Zhaokun Han, Mohammed Shayan, Aneesh Dixit, Mustafa M. Shihab et al.USENIX Security 2023
- C3APSULe: Cross-FPGA Covert-Channel Attacks through Power Supply Unit LeakageIlias Giechaskiel, Kasper Bonne Rasmussen, Jakub SzeferS&P 2020 · 74 citations
- Side-Channel-Assisted Reverse-Engineering of Encrypted DNN Hardware Accelerator IP and Attack Surface ExplorationCheng Gongye, Yukui Luo, Xiaolin Xu, Yunsi FeiS&P 2024 · 25 citations
- Exploiting Power Side-Channel Vulnerabilities in XGBoost AcceleratorYimeng Xiao, Archit Gajjar, Aydin Aysu, Paul FranzonDAC 2025
- Pentimento: Data Remanence in Cloud FPGAsColin Drewes, Olivia Weng, Andres Meza, Alric Althoff et al.ASPLOS 2024 · 2 citations
