Securing Hardware via Dynamic Obfuscation Utilizing Reconfigurable Interconnect and Logic Blocks
Gaurav Kolhe, Soheil Salehi, Tyler David Sheaves, Houman Homayoun, Setareh Rafatirad, Sai Manoj P. D., Avesta Sasan
Abstract
Maximizing profits while minimizing risk in a technologically advanced silicon industry has motivated the globalization of the fabrication process and electronic hardware supply chain. However, with the increasing magnitude of successful hardware attacks, the security of many hardware IPs has been compromised. Many existing security works have focused on resolving a single vulnerability while neglecting other threats. This motivated to propose a novel approach for securing hardware IPs during the fabrication process and supply chain via logic obfuscation by utilizing emerging spin-based devices. Our proposed dynamic obfuscation approach uses reconfigurable logic and interconnects blocks (RIL-Blocks), consisting of Magnetic Random Access Memory (MRAM)-based Look Up Tables and switch boxes flexibility and resiliency against state-of-the-art SAT-based attacks and power side-channel attacks while incurring a small overhead. The proposed Scan Enabled Obfuscation circuitry obfuscates the oracle circuit’s responses and further fortifies the logic and routing obfuscation provided by the RIL-Blocks, resembling a defense-in-depth approach. The empirical evaluation of security provided by the proposed RIL-Blocks on the ISCAS benchmark and common evaluation platform (CEP) circuit shows that resiliency comes with reduced overhead while providing resiliency to various hardware security threats.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Related papers
- HLock: Locking IPs at the High-Level LanguageMd Rafid Muttaki, Roshanak Mohammadivojdan, Mark Tehranipoor, Farimah FarahmandiDAC 2021 · 25 citations
- LOCK&ROLL: deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic lockingGaurav Kolhe, Tyler David Sheaves, Kevin Immanuel Gubbi, Soheil Salehi et al.DAC 2022 · 17 citations
- Silicon validation of LUT-based logic-locked IP coresGaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Tejas Kadale et al.DAC 2022 · 13 citations
- Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided AttacksNimisha Limaye, Animesh Basak Chowdhury, Christian Pilato, Mohammed Thari Nabeel et al.DAC 2021 · 28 citations
- SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP ProtectionZhaokun Han, Daniel Xing, Kostas Amberiadis, Ankur Srivastava et al.DAC 2025 · 1 citation
