uBrain: a unary brain computer interface
Di Wu, Jingjie Li, Zhewen Pan, Younghyun Kim, Joshua San Miguel
Abstract
Brain computer interfaces (BCIs) have been widely adopted to enhance human perception via brain signals with abundant spatial-temporal dynamics, such as electroencephalogram (EEG). In recent years, BCI algorithms are moving from classical feature engineering to emerging deep neural networks (DNNs), allowing to identify the spatial-temporal dynamics with improved accuracy. However, existing BCI architectures are not leveraging such dynamics for hardware efficiency. In this work, we present uBrain, a unary computing BCI architecture for DNN models with cascaded convolutional and recurrent neural networks to achieve high task capability and hardware efficiency. uBrain co-designs the algorithm and hardware: the DNN architecture and the hardware architecture are optimized with customized unary operations and immediate signal processing after sensing, respectively. Experiments show that uBrain, with negligible accuracy loss, surpasses the CPU, systolic array and stochastic computing baselines in on-chip power efficiency by 9.0×, 6.2× and 2.0×.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers4
- SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer InterfacingKarthik Sriram, Raghavendra Pradyumna Pothukuchi, Michal Gerasimiuk, Muhammed Ugur et al.ISCA 2023 · 18 citations
- MINDFUL: Safe, Implantable, Large-Scale Brain-Computer Interfaces from a System-Level Design PerspectiveGuy Eichler, Yatin Gilhotra, Nanyu Zeng, Martha A. Kim et al.MICRO 2025 · 3 citations
- Cambricon-U: A Systolic Random Increment Memory Architecture for Unary ComputingHongrui Guo, Yongwei Zhao, Zhangmai Li, Yifan Hao et al.MICRO 2023 · 2 citations
- Mugi: Value Level Parallelism For Efficient LLMsDaniel Price, Prabhu Vellaisamy, John Paul Shen, Di WuASPLOS 2026
Builds on3
- UGEMM: Unary Computing Architecture for GEMM ApplicationsDi Wu, Jingjie Li, Ruokai Yin, Hsuan Hsiao et al.ISCA 2020 · 67 citations
- Hardware-Software Co-Design for Brain-Computer InterfacesIoannis Karageorgos, Karthik Sriram, Ján Veselý, Michael Wu et al.ISCA 2020 · 34 citations
- uSystolic: Byte-Crawling Unary Systolic ArrayDi Wu, Joshua San MiguelHPCA 2022 · 28 citations
Related papers
- Stellar: Energy-Efficient and Low-Latency SNN Algorithm and Hardware Co-Design with Spatiotemporal ComputationRuixin Mao, Lin Tang, Xingyu Yuan, Ye Liu et al.HPCA 2024 · 21 citations
- An Energy-Efficient Kalman Filter Architecture with Tunable Accuracy for Brain-Computer InterfacesGuy Eichler, Joseph Zuckerman, Luca P. CarloniDAC 2025 · 1 citation
- DUET: Boosting Deep Neural Network Efficiency on Dual-Module ArchitectureLiu Liu, Zheng Qu, Lei Deng, Fengbin Tu et al.MICRO 2020 · 27 citations
- Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural ComputationJeong-Jun Lee, Wenrui Zhang, Peng LiHPCA 2022 · 49 citations
- NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End PerformanceTianyu Jia, Yuhao Ju, Russ Joseph, Jie GuMICRO 2020 · 21 citations
