A scalable SIMD RISC-V based processor with customized vector extensions for CRYSTALS-kyber
Huimin Li, Nele Mentens, Stjepan Picek
Abstract
This paper uses RISC-V vector extensions to speed up lattice-based operations in architectures based on HW/SW co-design. We analyze the structure of the number-theoretic transform (NTT), inverse NTT (INTT), and coefficient-wise multiplication (CWM) in CRYSTALS-Kyber, a lattice-based key encapsulation mechanism. We propose 12 vector extensions for CRYSTALS-Kyber multiplication and four for finite field operations in combination with two optimizations of the HW/SW interface. This results in a speed-up of 141.7, 168.7, and 245.5 times for NTT, INTT, and CWM, respectively, compared with the baseline implementation, and a speed-up of over four times compared with the state-of-the-art HW/SW co-design using RV32IMC.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext ea4ad733-2e34-45ea-925f-23a693926767Related papers
- Compact domain-specific co-processor for accelerating module lattice-based KEMJose Maria Bermudo Mera, Furkan Turan, Angshuman Karmakar, Sujoy Sinha Roy et al.DAC 2020 · 33 citations
- BP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular MultiplicationJingyao Zhang, Mohsen Imani, Elaheh SadrediniDAC 2023 · 23 citations
- Towards ML-KEM & ML-DSA on OpenTitanAmin Abdulrahman, Felix Oberhansl, Hoang Nguyen Hien Pham, Jade Philipoom et al.S&P 2025
- CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic HardwareHamid Nejatollahi, Saransh Gupta, Mohsen Imani, Tajana Simunic Rosing et al.DAC 2020 · 63 citations
- Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized HardwareNaifeng Zhang, Sophia Fu, Franz FranchettiMICRO 2025 · 4 citations
