The essence of Bluespec: a core language for rule-based hardware design
Thomas Bourgeat, Clément Pit-Claudel, Adam Chlipala, Arvind
Abstract
The Bluespec hardware-description language presents a significantly higher-level view than hardware engineers are used to, exposing a simpler concurrency model that promotes formal proof, without compromising on performance of compiled circuits. Unfortunately, the cost model of Bluespec has been unclear, with performance details depending on a mix of user hints and opaque static analysis of potential concurrency conflicts within a design. In this paper we present Koika, a derivative of Bluespec that preserves its desirable properties and yet gives direct control over the scheduling decisions that determine performance. Koika has a novel and deterministic operational semantics that uses dynamic analysis to avoid concurrency anomalies. Our implementation includes Coq definitions of syntax, semantics, key metatheorems, and a verified compiler to circuits. We argue that most of the extra circuitry required for dynamic analysis can be eliminated by compile-time BSV-style static analysis.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get e7d985f6-4c87-465f-9590-59aae6cf107fCited by top-tier papers15
- Formal verification of high-level synthesisYann Herklotz, James D. Pollard, Nadesh Ramanathan, John WickersonOOPSLA 2021 · 29 citations
- Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous ParallelismMahyar Emami, Sahand Kashani, Keisuke Kamahori, Mohammad Sepehr Pourghannad et al.ASPLOS 2023 · 16 citations
- Modular Hardware Design with Timeline TypesRachit Nigam, Pedro Henrique Azevedo de Amorim, Adrian SampsonPLDI 2023 · 16 citations
- Wire sorts: a language abstraction for safe hardware compositionMichael Christensen, Timothy Sherwood, Jonathan Balkind, Ben HardekopfPLDI 2021 · 13 citations
- HIR: An MLIR-based Intermediate Representation for Hardware Accelerator DescriptionKingshuk Majumder, Uday BondhugulaASPLOS 2023 · 12 citations
Related papers
- Making Concurrent Hardware Verification SequentialThomas Bourgeat, Jiazheng Liu, Adam Chlipala, ArvindPLDI 2025 · 1 citation
- Hyperblock Scheduling for Verified High-Level SynthesisYann Herklotz, John WickersonPLDI 2024 · 3 citations
- Hemiola: A DSL and Verification Tools to Guide Design and Proof of Hierarchical Cache-Coherence ProtocolsJoonwon Choi, Adam Chlipala, ArvindCAV 2022 · 9 citations
- Functional Stream Semantics for a Synchronous Block-Diagram CompilerTimothy Bourke, Paul Jeanmaire, Marc PouzetLICS 2025
- A Mechanized Semantics for Dataflow CircuitsTony Law, Delphine Demange, Sandrine BlazyOOPSLA 2025 · 2 citations
