RedCache: Reduced DRAM Caching
Payman Behnam, Mahdi Nazm Bojnordi
Abstract
Adapting in-package caching to run-time characteristics of user applications seems a promising approach to improve bandwidth efficiency and performance. However, fine-grained cache block monitoring and adaptation are often impractical due to the significant bandwidth and energy overheads. This paper proposes RedCache that enables fine-grained adaptation at run-time via reduced DRAM caching. Two adaptive parameters are proposed to start and stop caching for individual blocks. Architectural techniques and DRAM specific control mechanisms are proposed to alleviate overheads. Our simulation results indicate averages of 31% and 24% performance improvements over the state-of-the-art Alloy and Bear cache architectures. Respective energy savings over the same baselines are 29% and 18% on average.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get e5be9051-b174-498a-a21f-ad3e2b050877Cited by top-tier papers4
- ABNDP: Co-optimizing Data Access and Load Balance in Near-Data ProcessingBoyu Tian, Qihang Chen, Mingyu GaoASPLOS 2023 · 31 citations
- Bandwidth-Effective DRAM Cache for GPU s with Storage-Class MemoryJeongmin Hong, Sungjun Cho, Geonwoo Park, Wonhyuk Yang et al.HPCA 2024 · 21 citations
- Memristive Data RankingAnanth Krishna Prasad, Morteza Rezaalipour, Masoud Dehyadegari, Mahdi Nazm BojnordiHPCA 2021 · 20 citations
- Bumblebee: A MemCache Design for Die-stacked and Off-chip Heterogeneous Memory SystemsYifan Hua, Shengan Zheng, Ji Yin, Weidong Chen et al.DAC 2023 · 4 citations
Related papers
- CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency ImprovementChuxiong Lin, Weifeng He, Yanan Sun, Zhigang Mao et al.DAC 2021 · 6 citations
- FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and CachingYaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo et al.MICRO 2020 · 72 citations
- Blenda: Dynamically-Reconfigurable Stacked DRAMMohammad Bakhshalipour, Hamidreza Zare, Farid Samandi, Fatemeh Golshan et al.MICRO 2024 · 1 citation
- Reducing DRAM Latency via In-situ Temperature- and Process-Variation-Aware Timing Detection and AdaptionYuxuan Qin, Chuxiong Lin, Mingche Lai, Zhang Luo et al.DAC 2024 · 1 citation
- START: Scalable Tracking for any Rowhammer ThresholdAnish Saxena, Moinuddin K. QureshiHPCA 2024 · 28 citations
