A Resource Binding Approach to Logic Obfuscation
Michael Zuzak, Yuntao Liu, Ankur Srivastava
Abstract
Logic locking has been proposed to counter security threats during IC fabrication. Such an approach restricts unauthorized use by injecting sufficient module level error to derail application level IC functionality. However, recent research has identified a trade-off between the error rate of logic locking and its resilience to a Boolean satisfiablity (SAT) attack. As a result, logic locking often cannot inject sufficient error to impact an IC while maintaining SAT resilience. In this work, we propose using architectural context available during resource binding to co-design architectures and locking configurations capable of high corruption and SAT resilience simultaneously. To do so, we propose 2 security-focused binding/locking algorithms and apply them to bind/lock 11 MediaBench benchmarks. The resulting circuits showed a 26x and 99x increase in the application errors of a fixed locking configuration while maintaining SAT resilience and incurring minimal overhead compared to other binding schemes. Locking applied post-binding could not achieve a high application error rate and SAT resilience simultaneously.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext d650083c-e110-40ac-bbe1-13410e035090Builds on3
- Provably-Secure Logic Locking: From Theory To PracticeMuhammad Yasin, Abhrajit Sengupta, Mohammed Thari Nabeel, Mohammed Ashraf et al.CCS 2017 · 323 citations
- LoPher: SAT-Hardened Logic Embedding on Block CiphersAkashdeep Saha, Sayandeep Saha, Siddhartha Chowdhury, Debdeep Mukhopadhyay et al.DAC 2020 · 31 citations
- DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertYJianqi Chen, Monir Zaman, Yiorgos Makris, R. D. Shawn Blanton et al.DAC 2020 · 28 citations
Related papers
- Silicon validation of LUT-based logic-locked IP coresGaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Tejas Kadale et al.DAC 2022 · 13 citations
- StatSAT: A Boolean Satisfiability based Attack on Logic-Locked Probabilistic CircuitsAnkit Mondal, Michael Zuzak, Ankur SrivastavaDAC 2020 · 4 citations
- HLock: Locking IPs at the High-Level LanguageMd Rafid Muttaki, Roshanak Mohammadivojdan, Mark Tehranipoor, Farimah FarahmandiDAC 2021 · 25 citations
- SR-SFLL: Structurally Robust Stripped Functionality Logic LockingGourav Takhar, Subhajit RoyCAV 2023 · 8 citations
- Does logic locking work with EDA tools?Zhaokun Han, Muhammad Yasin, Jeyavijayan (JV) RajendranUSENIX Security 2021 · 35 citations
