GLOVA: Global and Local Variation-Aware Analog Circuit Design with Risk-Sensitive Reinforcement Learning
Dongjun Kim, Junwoo Park, Chaehyeon Shin, Jaeheon Jung, Kyungho Shin, Seungheon Baek, Sanghyuk Heo, Woongrae Kim, In-Chul Jeong, Joohwan Cho, Jongsun Park
Abstract
Analog/mixed-signal circuit design encounters significant challenges due to performance degradation from process, voltage, and temperature (PVT) variations. To achieve commercial-grade reliability, iterative manual design revisions and extensive statistical simulations are required. While several studies have aimed to automate variation-aware analog design to reduce time-to-market, the substantial mismatches in real-world wafers have not been thoroughly addressed. In this paper, we present GLOVA, an analog circuit sizing framework that effectively manages the impact of diverse random mismatches to improve robustness against PVT variations. In the proposed approach, risk-sensitive reinforcement learning is leveraged to account for the reliability bound affected by PVT variations, and ensemble-based critic is introduced to achieve sample-efficient learning. For design verification, we also propose μ-σ evaluation and simulation reordering method to reduce simulation costs of identifying failed designs. GLOVA supports verification through industrial-level PVT variation evaluation methods, including corner simulation as well as global and local Monte Carlo (MC) simulations. Compared to previous state-of-the-art variation-aware analog sizing frameworks, GLOVA achieves up to improvement in sample efficiency and reduction in time.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext cf605079-00c6-470d-bd7e-e8d22d3011bcBuilds on2
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement LearningHanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen et al.DAC 2020 · 326 citations
- Trust-Region Method with Deep Reinforcement Learning in Analog Design Space ExplorationKai-En Yang, Chia-Yu Tsai, Hung-Hao Shen, Chen-Feng Chiang et al.DAC 2021 · 26 citations
Related papers
- PVTSizing: A TuRBO-RL-Based Batch-Sampling Optimization Framework for PVT-Robust Analog Circuit SynthesisZichen Kong, Xiyuan Tang, Wei Shi, Yiheng Du et al.DAC 2024 · 17 citations
- RoSE: Robust Analog Circuit Parameter Optimization with Sampling-Efficient Reinforcement LearningJian Gao, Weidong Cao, Xuan ZhangDAC 2023 · 19 citations
- Priority-Based Graph-Enhanced Reinforcement Learning for Robust Analog Circuit OptimizationJintao Li, Zhenxin Chen, Sicheng He, Aojin Li et al.AAAI 2026
- Reinforcement Learning-based Analog Circuit Optimizer using gm/ID for SizingMinjeong Choi, Youngchang Choi, Kyongsu Lee, Seokhyeong KangDAC 2023 · 24 citations
- DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural NetworksAhmet Faruk Budak, Prateek Bhansali, Bo Liu, Nan Sun et al.DAC 2021 · 94 citations
