ISOSceles: Accelerating Sparse CNNs through Inter-Layer Pipelining
Yifan Yang, Joel S. Emer, Daniel Sánchez
Abstract
Sparse CNNs dramatically reduce computation and storage costs over dense ones. But sparsity also makes CNNs more data-intensive, as each value is reused fewer times. Thus, current sparse CNN accelerators, which process one layer at a time, are bottlenecked by memory traffic.We present ISOSceles, a new sparse CNN accelerator that dramatically reduces data movement through inter-layer pipelining: overlapping the execution of consecutive layers so that a layer’s output activations are quickly consumed by the next layer without spilling them off-chip. Pipelining greatly increases reuse, but it is challenging to implement with existing approaches, which are limited to dense CNNs. ISOSceles relies on a novel input-stationary output-stationary (IS-OS) dataflow that consumes inputs and produces outputs in the same order, greatly reducing intermediate sizes over existing dataflows. ISOSceles implements IS-OS efficiently and leverages time-multiplexing and dynamic scheduling to pipeline multiple layers despite the large variations in work that sparsity induces.On a wide range of sparse CNNs, ISOSceles outperforms a state-of-the-art accelerator by gmean 4.3× (up to 6.7×), and reduces traffic by 4.7× (up to 8.5×) while using less area.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Cited by top-tier papers8
- BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning AccelerationMan Shi, Vikram Jain, Antony Joseph, Maurice Meijer et al.HPCA 2024 · 46 citations
- TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based AnalysisSize Zheng, Siyuan Chen, Siyuan Gao, Liancheng Jia et al.MICRO 2023 · 31 citations
- MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and RepetitivenessHuizheng Wang, Zichuan Wang, Zhiheng Yue, Yousheng Long et al.MICRO 2025 · 10 citations
- Spatula: A Hardware Accelerator for Sparse Matrix FactorizationAxel Feldmann, Daniel SánchezMICRO 2023 · 9 citations
- Reconfigurable Stream Network ArchitectureChengyue Wang, Xiaofan Zhang, Jason Cong, James C. HoeISCA 2025 · 8 citations
Related papers
- GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network AcceleratorChunhua Deng, Yang Sui, Siyu Liao, Xuehai Qian et al.ISCA 2021 · 77 citations
- Cascading structured pruning: enabling high data reuse for sparse DNN acceleratorsEdward Hanson, Shiyu Li, Hai Helen Li, Yiran ChenISCA 2022 · 30 citations
- S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN AccelerationZhi Gang Liu, Paul N. Whatmough, Yuhao Zhu, Matthew MattinaHPCA 2022 · 110 citations
- Sparsepipe: Sparse Inter-operator Dataflow Architecture with Cross-Iteration ReuseYunan Zhang, Po-An Tsai, Hung-Wei TsengMICRO 2024 · 2 citations
- Ristretto: An Atomized Processing Architecture for Sparsity-Condensed Stream Flow in CNNGang Li, Weixiang Xu, Zhuoran Song, Naifeng Jing et al.MICRO 2022 · 20 citations
