TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning
Yintao He, Ying Wang, Cheng Liu, Huawei Li, Xiaowei Li
Abstract
ReRAM-based Computing-in-Memory (CiM) architecture has been considered an ideal solution to neural networks, by conducting in-situ matrix multiplications without moving the neural parameters from memory cells. However, we found that keeping the parameters static in ReRAM cells, i.e. weight-static processing, is not the sole choice to implement emerging graph neural networks (GNNs) that operate on the input of ultra large graphs. Therefore, we propose TARe, a Task-Adaptive CiM architecture that supports multiple different in-situ computing modes for Graph Learning. With the proposed novel hybrid in-situ computing architecture, TARe achieves 451.98× speedup on average over the baseline in SOTA GNN workloads.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Cited by top-tier papers2
- PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing SystemYintao He, Haiyu Mao, Christina Giannoula, Mohammad Sadrosadati et al.ASPLOS 2025 · 37 citations
- CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory AcceleratorsSongyun Qu, Shixin Zhao, Bing Li, Yintao He et al.ASPLOS 2024 · 11 citations
Related papers
- ReGNN: a ReRAM-based heterogeneous architecture for general graph neural networksCong Liu, Haikun Liu, Hai Jin, Xiaofei Liao et al.DAC 2022 · 22 citations
- Towards State-Aware Computation in ReRAM Neural NetworksYintao He, Ying Wang, Xiandong Zhao, Huawei Li et al.DAC 2020 · 8 citations
- GoPIM: GCN-Oriented Pipeline Optimization for PIM AcceleratorsSiling Yang, Shuibing He, Wenjiong Wang, Yanlong Yin et al.HPCA 2025 · 3 citations
- PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network AccelerationTao Yang, Dongyue Li, Yibo Han, Yilong Zhao et al.DAC 2021 · 39 citations
- HEIRS: Hybrid Three-Dimension RRAM- and SRAM-CIM Architecture for Multi-task Transformer AccelerationLiukai Xu, Shuai Yuan, Dengfeng Wang, Yiming Chen et al.DAC 2024 · 7 citations
