LUCIE: A Universal Chiplet-Interposer Design Framework for Plug-and-Play Integration
Zixi Li, David Wentzlaff
Abstract
Multi-chip modules, recently also known as chiplets, are a promising approach to building large-scale silicon in the post-Moore's Law era. While chiplet-based designs offer advantages like averting manufacturing yield issues and enabling heterogeneous integration, there has not been a standard for seamless communication and integration of chiplets. This paper proposes LUCIE, a Lightweight Universal Chiplet-Interposer Ecosystem that provides a universal, modular, and reconfigurable framework for plug-and-play integration of chiplets. The key ideas behind LUCIE include a flexible 2D grid-based interposer design and a placement tool to aid chiplet integration. Its lightweight design and direct connection between chiplets allowed designs to fit into the LUCIE framework with minimal effort while achieving great performance. Performance analysis showed that LUCIE's performance is comparable to custom interposers, up to twice as fast as NoC-on-NoP designs in certain scenarios, and around 20% more power efficient than NoC-on-NoP designs. Compared to using custom interposers, cost analysis showed that LUCIE saves up to 18.9% of manufacturing cost, $60,000 of Non-Recurring Engineering cost, and 30 weeks less time-to-market. The LUCIE framework is more flexible and ideal for more topologies, such as 2D mesh and star topology. With the development of a novel, graph-based placement algorithm, LUCIE significantly reduces design complexity compared to monolithic and custom interposer-based chiplet systems while providing a high degree of modularity and reconfigurability.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 950d12fe-2e91-4881-85cc-5ea28acd082aCited by top-tier papers1
Ask how each one uses itRelated papers
- Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based SystemsYibo Wu, Liang Wang, Xiaohang Wang, Jie Han et al.HPCA 2022 · 28 citations
- Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect ModelingSrikant Bharadwaj, Jieming Yin, Bradford M. Beckmann, Tushar KrishnaDAC 2020 · 94 citations
- Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet AcceleratorsJingwei Cai, Zuotong Wu, Sen Peng, Yuchen Wei et al.HPCA 2024 · 65 citations
- HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet ArrangementPatrick Iff, Maciej Besta, Matheus A. Cavalcante, Tim Fischer et al.DAC 2023 · 22 citations
- A Deadlock-Free Bridge Module for Inter-Chiplet Cache-Coherent Communication in an Open Chiplet EcosystemZhiqiang Chen, Wenwen Fu, Yongwen Wang, Hongwei ZhouHPCA 2026 · 3 citations
