Flumen: Dynamic Processing in the Photonic Interconnect
Kyle Shiflett, Avinash Karanth, Razvan C. Bunescu, Ahmed Louri
Abstract
In chiplet-based heterogeneous architectures, electrical network-onpackage (NoP) designs are typically over-provisioned with routers and channels to provide sufficient bandwidth during periods of high network load. Observing that there are significant periods of low/idle network utilization, prior work has proposed modified network-on-chip (NoC) architectures to enable in-network compute, especially for compute-intensive operations (e.g. linear algebra). However, electrical package-level interconnects impose fundamental energy and bandwidth scaling issues for future chiplet architectures.
This paper proposes Flumen, a dual-purpose photonic interconnect that provides communication at the package-level while also doubling as an accelerator, performing parallel linear computation when network load is low. The proposed architecture utilizes the inherent parallelism of light to create energy-efficient interconnects that support en route computation with minimal changes to the network. By dynamically adjusting the topology, Flumen can change the communication and compute sections of the architecture to adapt to workload fluctuations. Performance evaluation on linear algebra applications shows that Flumen achieves a 2.5× reduction in energy, a 3.6× speedup improvement, and a 9.3× reduction in energy-delay product on average when compared to an electrical mesh network that is used exclusively for communication.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Builds on4
- Language Models are Few-Shot LearnersTom B. Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah et al.NeurIPS 2020 · 64,255 citations
- SpArch: Efficient Architecture for Sparse Matrix MultiplicationZhekai Zhang, Hanrui Wang, Song Han, William J. DallyHPCA 2020 · 280 citations
- Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon PhotonicsKyle Shiflett, Avinash Karanth, Razvan C. Bunescu, Ahmed LouriISCA 2021 · 44 citations
- SnackNoC: Processing in the Communication LayerKarthik Sangaiah, Michael Lui, Ragh Kuttappa, Baris Taskin et al.HPCA 2020 · 13 citations
Related papers
- A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore ArchitecturesHao Zheng, Ke Wang, Ahmed LouriDAC 2020 · 38 citations
- SPACX: Silicon Photonics-based Scalable Chiplet Accelerator for DNN InferenceYuan Li, Ahmed Louri, Avinash KaranthHPCA 2022 · 32 citations
- Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic InterconnectsYuan Li, Ahmed Louri, Avinash KaranthDAC 2021 · 21 citations
- COMET: Communication and Memory Co-Design for Fine-Grained AI Inference in MCM AcceleratorsTaishu Sheng, Guangyu Sun, Dezun DongHPCA 2026
- EIGEN: Enabling Efficient 3DIC Interconnect with Heterogeneous Dual-Layer Network-on-Active-InterposerSiyao Jia, Bo Jiao, Haozhe Zhu, Chixiao Chen et al.HPCA 2025 · 2 citations
