PrefixGPT: Prefix Adder Optimization by a Generative Pre-trained Transformer
Ruogu Ding, Xin Ning, Ulf Schlichtmann, Weikang Qian
Abstract
Prefix adders are widely used in compute-intensive applications for their high speed. However, designing optimized prefix adders is challenging due to strict design rules and an exponentially large design space. We introduce PrefixGPT, a generative pre-trained Transformer (GPT) that directly generates optimized prefix adders from scratch. Our approach represents an adder's topology as a two-dimensional coordinate sequence and applies a legality mask during generation, ensuring every design is valid by construction. PrefixGPT features a customized decoder-only Transformer architecture. The model is first pre-trained on a corpus of randomly synthesized valid prefix adders to learn design rules and then fine-tuned to navigate the design space for optimized design quality. Compared with existing works, PrefixGPT not only finds a new optimal design with a 7.7% improved area-delay product (ADP) but exhibits superior exploration quality, lowering the average ADP by up to 79.1%. This demonstrates the potential of GPT-style models to first master complex hardware design principles and then apply them for more efficient design optimization.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 90a90b58-b2a8-4ead-beed-9a15dbdb25efBuilds on4
- Learning to summarize with human feedbackNisan Stiennon, Long Ouyang, Jeffrey Wu, Daniel M. Ziegler et al.NeurIPS 2020 · 124 citations
- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement LearningRajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin et al.DAC 2021 · 53 citations
- Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier DesignsYao Lai, Jinxin Liu, David Z. Pan, Ping LuoNeurIPS 2024 · 14 citations
- CircuitVAE: Efficient and Scalable Latent Circuit OptimizationJialin Song, Aidan M. Swope, Robert Kirby, Rajarshi Roy et al.DAC 2024 · 6 citations
Related papers
- DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text GenerationSeongmin Hong, Seungjae Moon, Junsoo Kim, Sungjae Lee et al.MICRO 2022 · 107 citations
- SparseGPT: Massive Language Models Can be Accurately Pruned in One-ShotElias Frantar, Dan AlistarhICML 2023 · 1,240 citations
- IPv6 Prefix Target Generation through Pattern and Distribution Learning using Vision-Transformer and Guided-DiffusionYaochen Ren, Gaopeng Gou, Chengshang Hou, Tianyu Cui et al.INFOCOM 2025 · 7 citations
- Graph-Transformer-based Surrogate Model for Accelerated Converter Circuit Topology DesignShaoze Fan, Haoshu Lu, Shun Zhang, Ningyuan Cao et al.DAC 2024 · 9 citations
- Neuroformer: Multimodal and Multitask Generative Pretraining for Brain DataAntonis Antoniades, Yiyi Yu, Joseph Canzano, William Yang Wang et al.ICLR 2024 · 21 citations
