DeepRWCap: Neural-Guided Random-Walk Capacitance Solver for IC Design
Hector Rodriguez Rodriguez, Jiechen Huang, Wenjian Yu
Abstract
Monte Carlo random walk methods are widely used in capacitance extraction for their mesh-free formulation and inherent parallelism. However, modern semiconductor technologies with densely packed structures present significant challenges in unbiasedly sampling transition domains in walk steps with multiple high-contrast dielectric materials. We present Deep-RWCap, a machine learning-guided random walk solver that predicts the transition quantities required to guide each step of the walk. These include Poisson kernels, gradient kernels, signs and magnitudes of weights. DeepRWCap employs a two-stage neural architecture that decomposes structured outputs into face-wise distributions and spatial kernels on cube faces. It uses 3D convolutional networks to capture volumetric dielectric interactions and 2D depthwise separable convolutions to model localized kernel behavior. The design incorporates grid-based positional encodings and structural design choices informed by cube symmetries to reduce learning redundancy and improve generalization. Trained on 100,000 procedurally generated dielectric configurations, DeepRW-Cap achieves a mean relative error of 1.24 ± 0.53% when benchmarked against the commercial Raphael solver on the self-capacitance estimation of 10 industrial designs spanning 12 to 55 nm nodes. Compared to the state-of-the-art stochastic difference method Microwalk, DeepRWCap achieves an average 23% speedup. On complex designs with runtimes over 10 s, it reaches an average 49% acceleration.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Builds on7
- AnalogCoder: Analog Circuit Design via Training-Free Code GenerationYao Lai, Sungyoung Lee, Guojin Chen, Souradip Poddar et al.AAAI 2025 · 105 citations
- Monte Carlo geometry processing: a grid-free approach to PDE-based methods on volumetric domainsRohan Sawhney, Keenan CraneSIGGRAPH 2020 · 99 citations
- The Policy-gradient Placement and Generative Routing Neural Networks for Chip DesignRuoyu Cheng, Xianglong Lyu, Yang Li, Junjie Ye et al.NeurIPS 2022 · 59 citations
- Grid-free Monte Carlo for PDEs with spatially varying coefficientsRohan Sawhney, Dario Seyb, Wojciech Jarosz, Keenan CraneSIGGRAPH 2022 · 46 citations
- PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell ModelingRuizhe Zhong, Junjie Ye, Zhentao Tang, Shixiong Kai et al.AAAI 2024 · 19 citations
Related papers
- Enhancing 3-D Random Walk Capacitance Solver with Analytic Surface Green's Functions of Transition CubesJiechen Huang, Wenjian YuDAC 2024 · 3 citations
- On Joint Learning for Solving Placement and Routing in Chip DesignRuoyu Cheng, Junchi YanNeurIPS 2021 · 135 citations
- NeuralMesh: Neural Network For FEM Mesh Generation in 2.5D/3D Chiplet Thermal SimulationPengju Chen, Dan Niu, Dekang Zhang, Wenhao Wang et al.DAC 2025 · 3 citations
- Variational Monte Carlo on a Budget - Fine-tuning pre-trained Neural WavefunctionsMichael Scherbela, Leon Gerard, Philipp GrohsNeurIPS 2023 · 13 citations
- Neural complex luminaires: representation and renderingJunqiu Zhu, Yaoyi Bai, Zilin Xu, Steve Bako et al.SIGGRAPH 2021 · 21 citations
