SC2023Top-tier venue
ReFloat: Low-Cost Floating-Point Processing in ReRAM for Accelerating Iterative Linear Solvers
Linghao Song, Fan Chen, Hai Li, Yiran Chen
Abstract
Resistive random access memory (ReRAM) is a promising technology that can perform low-cost and in-situ matrix-vector multiplication (MVM) in analog domain. Scientific computing requires high-precision floating-point (FP) processing. However, performing floating-point computation in ReRAM is challenging because of high hardware cost and execution time due to the large FP value range. In this work we present ReFloat, a data format and an accelerator architecture, for low-cost and high-performance floating-point processing in ReRAM for iterative linear solvers. ReFloat matches the ReRAM crossbar hardware and represents a block of FP values with reduced bits and an optimized exponent base for a high range of dynamic representation. Thus, ReFloat achieves less ReRAM crossbar consumption and fewer processing cycles and overcomes the noncovergence issue in a prior work. The evaluation on the SuiteSparse matrices shows ReFloat achieves 5.02× to 84.28× improvement in terms of solver time compared to a state-of-the-art ReRAM based accelerator.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 7ec80a5a-ee4f-4cc8-98fa-b5e7a02fce69Cited by top-tier papers2
- DARTH-PUM: A Hybrid Processing-Using-Memory ArchitectureRyan Wong, Ben Feinberg, Saugata GhoseASPLOS 2026 · 1 citation
- Bringing Near Data Processing Into the Low-Bit Floating-Point EraTongxin Xie, Mingyu Gao, Zehao Wang, Zhihao Jia et al.ISCA 2026
Builds on8
- Tensaurus: A Versatile Accelerator for Mixed Sparse-Dense Tensor ComputationsNitish Kumar Srivastava, Hanchen Jin, Shaden Smith, Hongbo Rong et al.HPCA 2020 · 121 citations
- GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar ArchitecturesNagadastagiri Challapalle, Sahithi Rampalli, Linghao Song, Nandhini Chandramoorthy et al.ISCA 2020 · 67 citations
- Serpens: a high bandwidth memory based accelerator for general-purpose sparse matrix-vector multiplicationLinghao Song, Yuze Chi, Licheng Guo, Jason CongDAC 2022 · 56 citations
- Smart-PGSim: using neural network to accelerate AC-OPF power grid simulationWenqian Dong, Zhen Xie, Gokcen Kestor, Dong LiSC 2020 · 44 citations
- EGEMM-TC: accelerating scientific computing on tensor cores with extended precisionBoyuan Feng, Yuke Wang, Guoyang Chen, Weifeng Zhang et al.PPoPP 2021 · 39 citations
Related papers
- ReSMiPS: A ReRAM-based Sparse Mixed-precision Solver with Fast Matrix Reordering AlgorithmYuyang Fu, Jiancong Li, Jia Chen, Zhiwei Zhou et al.DAC 2025
- Towards State-Aware Computation in ReRAM Neural NetworksYintao He, Ying Wang, Xiandong Zhao, Huawei Li et al.DAC 2020 · 8 citations
- PHANES: ReRAM-based photonic accelerator for deep neural networksYinyi Liu, Jiaqi Liu, Yuxiang Fu, Shixi Chen et al.DAC 2022 · 4 citations
- ReCG: ReRAM-Accelerated Sparse Conjugate GradientMingjia Fan, Xiaoming Chen, Dechuang Yang, Zhou Jin et al.DAC 2024 · 5 citations
- FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN AcceleratorGeng Yuan, Payman Behnam, Zhengang Li, Ali Shafiee et al.ISCA 2021 · 73 citations
