NovelRewrite: node-level parallel AIG rewriting
Shiju Lin, Jinwei Liu, Tianji Liu, Martin D. F. Wong, Evangeline F. Y. Young
Abstract
Logic rewriting is an important part in logic optimization. It rewrites a circuit by replacing local subgraphs with logically equivalent ones, so that the area and the delay of the circuit can be optimized. This paper introduces a parallel AIG rewriting algorithm with a new concept of logical cuts. Experiments show that this algorithm implemented with one GPU can be on average 32X faster than the logic rewriting in the logic synthesis tool ABC on large benchmarks. Compared with other logic rewriting acceleration works, ours has the best quality and the shortest running time.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 7043a1f9-2c69-4692-93b2-59b17ed40b2dCited by top-tier papers5
- GCS-Timer: GPU-Accelerated Current Source Model Based Static Timing AnalysisShiju Lin, Guannan Guo, Tsung-Wei Huang, Weihua Sheng et al.DAC 2024 · 18 citations
- Rethinking AIG Resynthesis in ParallelTianji Liu, Evangeline F. Y. YoungDAC 2023 · 16 citations
- Massively Parallel AIG ResubstitutionYang Sun, Tianji Liu, Martin D. F. Wong, Evangeline F. Y. YoungDAC 2024 · 6 citations
- ELF: Efficient Logic Synthesis by Pruning Redundancy in RefactoringDimitris Tsaras, Xing Li, Lei Chen, Zhiyao Xie et al.DAC 2025
- SmaRTLy: RTL Optimization with Logic Inferencing and Structural RebuildingChengxi Li, Yang Sun, Lei Chen, Yiwen Wang et al.DAC 2025
Related papers
- DACPara: A Divide-and-Conquer Parallel Approach for High-Quality Logic Rewriting in Large-Scale CircuitsNanjiang Qu, Cong Tian, Zhenhua DuanDAC 2024 · 1 citation
- A Database Dependent Framework for K-Input Maximum Fanout-Free Window RewritingXuliang Zhu, Ruofei Tang, Lei Chen, Xing Li et al.DAC 2023 · 4 citations
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic SynthesisChen Chen, Guangyu Hu, Dongsheng Zuo, Cunxi Yu et al.DAC 2024 · 17 citations
- Optimizing Quantum Circuits, Fast and SlowAmanda Xu, Abtin Molavi, Swamit Tannu, Aws AlbarghouthiASPLOS 2025 · 8 citations
- GLite: a fast and efficient automatic graph-level optimizer for large-scale DNNsJiaqi Li, Min Peng, Qingan Li, Meizheng Peng et al.DAC 2022 · 2 citations
