ResiRCA: A Resilient Energy Harvesting ReRAM Crossbar-Based Accelerator for Intelligent Embedded Processors
Keni Qiu, Nicholas Jao, Mengying Zhao, Cyan Subhra Mishra, Gulsum Gudukbay, Sethu Jose, Jack Sampson, Mahmut Taylan Kandemir, Vijaykrishnan Narayanan
Abstract
Many recent works have shown substantial efficiency boosts from performing inference tasks on Internet of Things (IoT) nodes rather than merely transmitting raw sensor data. However, such tasks, e.g., convolutional neural networks (CNNs), are very compute intensive. They are therefore challenging to complete at sensing-matched latencies in ultra-low-power and energy-harvesting IoT nodes. ReRAM crossbar-based accelerators (RCAs) are an ideal candidate to perform the dominant multiplication-and-accumulation (MAC) operations in CNNs efficiently, but conventional, performance-oriented RCAs, while energy-efficient, are power hungry and ill-optimized for the intermittent and unstable power supply of energy-harvesting IoT nodes. This paper presents the ResiRCA architecture that integrates a new, lightweight, and configurable RCA suitable for energy harvesting environments as an opportunistically executing augmentation to a baseline sense-and-transmit battery-powered IoT node. To maximize ResiRCA throughput under different power levels, we develop the ResiSchedule approach for dynamic RCA reconfiguration. The proposed approach uses loop tiling-based computation decomposition, model duplication within the RCA, and inter-layer pipelining to reduce RCA activation thresholds and more closely track execution costs with dynamic power income. Experimental results show that ResiRCA together with ResiSchedule achieve average speedups and energy efficiency improvements of 8× and 14× respectively compared to a baseline RCA with intermittency-unaware scheduling.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Cited by top-tier papers4
- On Endurance of Processing in (Nonvolatile) MemorySalonik Resch, M. Hüsrev Cilasun, Zamshed I. Chowdhury, Masoud Zabihi et al.ISCA 2023 · 15 citations
- A Tale of Two Domains: Exploring Efficient Architecture Design for Truly Autonomous ThingsXiaofeng Hou, Tongqiao Xu, Chao Li, Cheng Xu et al.ISCA 2024 · 7 citations
- FlipBit: Approximate Flash Memory for IoT DevicesAlexander Buck, Karthik Ganesan, Natalie Enright JergerHPCA 2024 · 4 citations
- NExUME: Adaptive Training and Inference for DNNs under Intermittent Power EnvironmentsCyan Subhra Mishra, Deeksha Chaudhary, Jack Sampson, Mahmut T. Kandemir et al.ICLR 2025
Related papers
- Towards State-Aware Computation in ReRAM Neural NetworksYintao He, Ying Wang, Xiandong Zhao, Huawei Li et al.DAC 2020 · 8 citations
- Timely: Pushing Data Movements And Interfaces In Pim Accelerators Towards Local And In Time DomainWeitao Li, Pengfei Xu, Yang Zhao, Haitong Li et al.ISCA 2020 · 86 citations
- InfoX: an energy-efficient ReRAM accelerator design with information-lossless low-bit ADCsYintao He, Songyun Qu, Ying Wang, Bing Li et al.DAC 2022 · 10 citations
- ResISC: Residue Number System-Based Integrated Sensing and Computing for Efficient Edge AISepehr Tabrizchi, Samin Sohrabi, Mohamadreza Mohammadi, Ramtin Zand et al.DAC 2025 · 4 citations
- BRAHMS: Beyond Conventional RRAM-based Neural Network Accelerators Using Hybrid Analog Memory SystemTao Song, Xiaoming Chen, Xiaoyu Zhang, Yinhe HanDAC 2021 · 15 citations
