G2PM: Performance Modeling for ACAP Architecture with Dual-Tiered Graph Representation Learning
Tuo Dai, Bizhao Shi, Guojie Luo
Abstract
Performance estimation is a crucial component in the optimization processes of accelerator development on the Versal ACAP architecture. However, existing approaches present limitations - they are either too slow to facilitate efficient iterations, or they lack the necessary accuracy due to the specific AIE array architecture and two-level programming model of Versal ACAP. To tackle this challenge, we propose G2PM, a performance modeling technique based on a hierarchical graph representation centered on the AIE array. More specifically, we employ a hierarchical graph neural network to identify features of both kernel programs and dataflow programs, taking into account the hardware and software characteristics of the Versal ACAP architecture. In our evaluations, our method demonstrates significant improvements, achieving a mean error rate of less than 1.6% and providing a speed-up factor of 4165X compared to the simulation-based method.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 6bbe6ea8-1652-404f-8958-4aea5b62ef3eRelated papers
- High Performance, Low Power Matrix Multiply Design on ACAP: from Architecture, Design Challenges and DSE PerspectivesJinming Zhuang, Zhuoping Yang, Peipei ZhouDAC 2023 · 28 citations
- High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancingNan Wu, Hang Yang, Yuan Xie, Pan Li et al.DAC 2022 · 57 citations
- VSpGEMM: Exploiting Versal ACAP for High-Performance SpGEMM AccelerationKai Shi, Zhe Lin, Xinya Luan, Jianwang Zhai et al.DAC 2025 · 1 citation
- Automated accelerator optimization aided by graph neural networksAtefeh Sohrabizadeh, Yunsheng Bai, Yizhou Sun, Jason CongDAC 2022 · 48 citations
- HeteroSVD: Efficient SVD Accelerator on Versal ACAP with Algorithm-Hardware Co-DesignXinya Luan, Zhe Lin, Kai Shi, Jianwang Zhai et al.DAC 2025 · 1 citation
