ComPASS: A Compatible PIM Protocol Architecture and Scheduling Solution for Processor-PIM Collaboration
Seunghyuk Yu, Hyeonu Kim, Kyoungho Jeun, Sunyoung Hwang, Seongmin Cho, Eojin Lee
Abstract
With growing demands from memory-bound applications, Processing-In-Memory (PIM) architectures have emerged as a promising way to reduce data movement.However, existing PIM designs face challenges in compatibility and efficiency due to limited command/address space and the overhead of switching between PIM and normal memory modes.To address these limitations, we propose ComPASS, a compatible PIM protocol and scheduling solution that enables efficient processor-PIM integration.ComPASS introduces PIM-ACT, a new memory command that triggers multi-bank activation and PIM operations at once, allowing for compatibility across diverse PIM architectures.It also adds a PIM request generator within the memory controller, which can serve all PIM devices compliant with PIM-ACT, avoiding device-specific integration.In addition, Com-PASS supports architecture-aware optimizations, enabling each PIM device to use a customized PIM-ACT configuration tailored to its architecture without compromising compatibility.For efficient scheduling of both PIM and conventional memory requests, Com-PASS proposes static and adaptive scheduling that maintain PIM throughput while allocating bandwidth to conventional workloads for overall system efficiency.Our evaluation shows that ComPASS consistently meets PIM performance targets by achieving up to 10.75× GEMV speedup on LPDDR-PIM over non-PIM environments, even under co-execution with memory-intensive CPU workloads, thereby demonstrating both efficiency and compatibility.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 67aefcc4-db01-46c5-b7f6-ce213ce991d9Cited by top-tier papers2
- DCC: Data-Centric Compilation of Machine Learning Kernels for Processing-In-Memory ArchitecturesPeiming Yang, Sankeerth Durvasula, Ivan Fernandez, Mohammad Sadrosadati et al.ISCA 2026 · 3 citations
- COSM: A Cooperative Scheduling Framework for Concurrent PIM and CPU Execution on Mobile DevicesYilong Zhao, Fangxin Liu, Onur Mutlu, Mingyu Gao et al.ISCA 2026 · 1 citation
Related papers
- PIMnet: A Domain-Specific Network for Efficient Collective Communication in Scalable PIMHyojun Son, Gilbert Jonatan, Xiangyu Wu, Haeyoon Cho et al.HPCA 2025 · 7 citations
- PID-Comm: A Fast and Flexible Collective Communication Framework for Commodity Processing-in-DIMM DevicesSi Ung Noh, Junguk Hong, Chaemin Lim, Seongyeon Park et al.ISCA 2024 · 12 citations
- PIM-MMU: A Memory Management Unit for Accelerating Data Transfers in Commercial PIM SystemsDongjae Lee, Bongjoon Hyun, Taehun Kim, Minsoo RhuMICRO 2024 · 23 citations
- PIM-CCA: An Efficient PIM Architecture with Optimized Integration of Configurable Functional UnitsJeehyun Kim, Donghyeon Kim, Seokwon Kang, Bongjoon Hyun et al.MICRO 2025 · 3 citations
- Database Processing-in-Memory: An Experimental StudyTiago Rodrigo Kepe, Eduardo C. de Almeida, Marco A. Z. AlvesVLDB 2020 · 22 citations
