ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators
Nisarg Ujjainkar, Jingwen Leng, Yuhao Zhu
Abstract
Image processing algorithms are prime targets for hardware acceleration as they are commonly used in resource-and power-limited applications. Today's image processing accelerator designs make rigid assumptions about the algorithm structures and/or on-chip memory resources. As a result, they either have narrow applicability or result in inefficient designs.
This paper presents a compiler framework that automatically generates memory-and power-efficient image processing accelerators. We allow programmers to describe generic image processing algorithms (in a domain specific language) and specify on-chip memory structures available. Our framework then formulates a constrained optimization problem that minimizes on-chip memory usage while maintaining theoretical maximum throughput. The key challenge we address is to analytically express the throughput bottleneck, on-chip memory contention, to enable a lightweight compilation. FPGA prototyping and ASIC synthesis show that, compared to existing approaches, accelerators generated by our framework reduce the on-chip memory usage and/or power consumption by double digits. ImaGen code is available at: https://github.com/horizon-research/imagen.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers4
- MetaSapiens: Real-Time Neural Rendering with Efficiency-Aware Pruning and Accelerated Foveated RenderingWeikai Lin, Yu Feng, Yuhao ZhuASPLOS 2025 · 30 citations
- D-VSync: Decoupled Rendering and Displaying for Smartphone GraphicsYuanpei Wu, Dong Du, Chao Xu, Yubin Xia et al.ASPLOS 2025 · 3 citations
- StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic TerminationYu Feng, Zheng Liu, Weikai Lin, Zihan Liu et al.ASPLOS 2025 · 2 citations
- Learning Hierarchical Line Buffer for Image ProcessingJiacheng Li, Feiran Li, Daisuke IsoICCV 2025 · 1 citation
Builds on9
- DSAGEN: Synthesizing Programmable Spatial AcceleratorsJian Weng, Sihao Liu, Vidushi Dadu, Zhengrong Wang et al.ISCA 2020 · 140 citations
- CoSA: Scheduling by Constrained Optimization for Spatial AcceleratorsQijing Huang, Aravind Kalaiah, Minwoo Kang, James Demmel et al.ISCA 2021 · 120 citations
- S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN AccelerationZhi Gang Liu, Paul N. Whatmough, Yuhao Zhu, Matthew MattinaHPCA 2022 · 110 citations
- Mesorasi: Architecture Support for Point Cloud Analytics via Delayed-AggregationYu Feng, Boyuan Tian, Tiancheng Xu, Paul N. Whatmough et al.MICRO 2020 · 72 citations
- Accelerating sparse DNN models without hardware-support via tile-wise sparsityCong Guo, Bo Yang Hsueh, Jingwen Leng, Yuxian Qiu et al.SC 2020 · 65 citations
Related papers
- iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank ArchitecturePeng Gu, Xinfeng Xie, Yufei Ding, Guoyang Chen et al.ISCA 2020 · 77 citations
- OptiPIM: Optimizing Processing-in-Memory Acceleration Using Integer Linear ProgrammingJiantao Liu, Minxuan Zhou, Yue Pan, Chien-Yi Yang et al.ISCA 2025 · 6 citations
- SOFF: An OpenCL High-Level Synthesis Framework for FPGAsGangwon Jo, Heehoon Kim, Jeesoo Lee, Jaejin LeeISCA 2020 · 20 citations
- HIR: An MLIR-based Intermediate Representation for Hardware Accelerator DescriptionKingshuk Majumder, Uday BondhugulaASPLOS 2023 · 12 citations
- CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM ArchitecturesYingjie Qi, Jianlei Yang, Yiou Wang, Yikun Wang et al.DAC 2025 · 2 citations
