Holistic Design towards Resource-Stringent Binary Vector Symbolic Architecture
Shijin Duan, Nuntipat Narkthong, Yukui Luo, Shaolei Ren, Xiaolin Xu
Abstract
Classification tasks on ultra-lightweight devices demand devices that are resource-constrained and deliver swift responses. Binary Vector Symbolic Architecture (VSA) is a promising approach due to its minimal memory requirements and fast execution times compared to traditional machine learning (ML) methods. Nonetheless, binary VSA’s practicality is limited by its inferior inference performance and a design that prioritizes algorithmic over hardware optimization. This paper introduces UniVSA, a co-optimized binary VSA framework for both algorithm and hardware. UniVSA not only significantly enhances inference accuracy beyond current state-of-the-art binary VSA models but also reduces memory footprints. It incorporates novel, lightweight modules and design flow tailored for optimal hardware performance. Experimental results show that UniVSA surpasses traditional ML methods in terms of performance on resource-limited devices, achieving smaller memory usage, lower latency, reduced resource demand, and decreased power consumption.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 4b833f61-0e26-46c5-b070-c528bea6381eBuilds on4
- Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple TasksLei Yang, Zheyu Yan, Meng Li, Hyoukjun Kwon et al.DAC 2020 · 115 citations
- Revisiting HyperDimensional Learning for FPGA and Low-Power ArchitecturesMohsen Imani, Zhuowen Zou, Samuel Bosch, Sanjay Anantha Rao et al.HPCA 2021 · 90 citations
- LeHDC: learning-based hyperdimensional computing classifierShijin Duan, Yejia Liu, Shaolei Ren, Xiaolin XuDAC 2022 · 38 citations
- Hardware-Software Co-Design for Brain-Computer InterfacesIoannis Karageorgos, Karthik Sriram, Ján Veselý, Michael Wu et al.ISCA 2020 · 34 citations
Related papers
- NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End PerformanceTianyu Jia, Yuhao Ju, Russ Joseph, Jie GuMICRO 2020 · 21 citations
- Vector-Vector-Matrix Architecture: A Novel Hardware-Aware Framework for Low-Latency Inference in NLP ApplicationsMatthew Khoury, Rumen Dangovski, Longwu Ou, Preslav Nakov et al.EMNLP 2020 · 2 citations
- XShift: FPGA-efficient Binarized LLM with Joint Quantization and SparsificationShuai Zhou, Huinan Tian, Sisi Meng, Jianli Chen et al.DAC 2025
- MCUNet: Tiny Deep Learning on IoT DevicesJi Lin, Wei-Ming Chen, Yujun Lin, John Cohn et al.NeurIPS 2020 · 827 citations
- BiSon-e: a lightweight and high-performance accelerator for narrow integer linear algebra computing on the edgeEnrico Reggiani, Cristóbal Ramírez Lazo, Roger Figueras Bagué, Adrián Cristal et al.ASPLOS 2022 · 11 citations
