Top-Level Routing for Multiply-Instantiated Blocks with Topology Hashing
Jiarui Wang, Xun Jiang, Yibo Lin
Abstract
Modern System-on-Chip (SoC) design is divided into hierarchical instances using the multiply-instantiated block (MIB) technique to simplify the design process. Top-level routing aims at providing routing prototyping between those instances. It requires consideration of replicated routing paths that can either be utilized for routing or remain as floating segments. Conventional path-searching based algorithm often fails to find a legal solution under such a scenario. To address this, we propose an effective and efficient top-level routing framework for MIBs by hashing the topology of each net and using a group maze routing scheme.
Experimental results demonstrate promising performance compared to the winners of the MIB-aware top-level router contest 2022 organized by Synopsys.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 467972fa-0a96-48a9-af02-13e4270df92bBuilds on1
Related papers
- EDGE: Efficient DAG-based Global Routing EngineJinwei Liu, Evangeline F. Y. YoungDAC 2023 · 20 citations
- Time-Division Multiplexing Based System-Level FPGA Routing for Logic VerificationPeng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu et al.DAC 2020 · 18 citations
- HubRouter: Learning Global Routing via Hub Generation and Pin-hub ConnectionXingbo Du, Chonghua Wang, Ruizhe Zhong, Junchi YanNeurIPS 2023 · 17 citations
- Synergistic Die-Level Router for Multi-FPGA System with Time-Division Multiplexing OptimizationJiarui Wang, Yanjing Liu, Yibo LinDAC 2025 · 1 citation
- A Scalable Methodology for Designing Efficient Interconnection Network of ChipletsYinxiao Feng, Dong Xiang, Kaisheng MaHPCA 2023 · 38 citations
