Localizing the Tag Comparisons in the Wakeup Logic to Reduce Energy Consumption of the Issue Queue
Kenichiro Mori, Sota Kosugi, Hiroto Yoshida, Hajime Shimada, Hideki Ando
Abstract
There is a high demand to reduce the energy consumption of microprocessors. Among resources in a processor, the issue queue is one of the largest energy consumers, with much of the energy being consumed by the wakeup logic. The wakeup logic comprises the content-addressable memory, where tag comparisons are performed for all entries. Such global tag comparisons consume an appreciable amount of energy. This paper proposes a scheme called segmenting wakeup logic (SegWU), where the wakeup logic is segmented logically. An instruction is dispatched to an available entry in the segment selected based on the partial bits of the source tag values. At the wakeup time, a broadcast destination tag is compared only in the segment that corresponds to the partial bits of the destination tag value. Tag comparisons are not performed in the other segments. This localization of tag comparisons reduces the energy consumption. Our evaluation results for SPEC2017 benchmark programs show that SegWU reduces the number of tag comparisons by 90.3%. This lowers the IQ energy consumption, and the net reduction excluding the secondary effect (activity lowering of the front-end) and overhead is 3.0% in the base core energy consumption with no performance degradation. The overall energy reduction including the secondary effect is 6.9%.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Related papers
- Hierarchical Wakeup Logic of the Issue Queue for High ScalabilityHideki Ando, Hajime ShimadaISCA 2026
- Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order ProcessorsMehdi Alipour, Stefanos Kaxiras, David Black-Schaffer, Rakesh KumarHPCA 2020 · 15 citations
- Geneva: A Dynamic Confluence of Speculative Execution and In-Order Commitment WindowsYanghee Lee, Jiwon Lee, Jaewon Kwon, Yongju Lee et al.DAC 2024
- CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling WindowsIpoom Jeong, Seihoon Park, Changmin Lee, Won Woo RoHPCA 2020 · 13 citations
- Fat Loads: Exploiting Locality Amongst Contemporaneous Load Operations to Optimize Cache AccessesVanshika Baoni, Adarsh Mittal, Gurindar S. SohiMICRO 2021 · 3 citations
