TIGA: Towards Efficient Near Data Processing in SmartNICs-based Disaggregated Memory Systems
Zhuohui Duan, Zelin Yu, Haikun Liu, Xiaofei Liao, Hai Jin, Shijie Zheng, Sihan Wu
Abstract
Memory disaggregation, facilitated by Smart Network Interface Cards (SmartNICs), has emerged as a cost-effective approach for sharing memory resources in data centers. However, current SoC-based SmartNICs face several challenges for supporting near-data processing (NDP) in disaggregated memory (DM) systems effectively, such as inefficient resource allocation for SmartNICs employed in NDP, and the lack of collaboration between SmartNICs on data nodes and CPUs on compute nodes. To address these issues, we propose TIGA, an efficient NDP framework for SmartNICs-based disaggregated memory systems. We propose an adaptive resource allocator to fully utilize the SoC cores among NDP engines automatically, and a SmartNIC-CPU cooperative computing mechanism to schedule NDP tasks among CPUs and SmartNICs. We prototype TIGA with FPGAs and evaluate it with several typical workloads. Experimental results show that TIGA significantly improves the efficiency of NDP tasks in DM systems compared with state-of-the-art SmartNIC-based co-processing schemes.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 438adc9c-5cde-447a-b822-da09ef7cca5cRelated papers
- Analyzing Near-Network Hardware Acceleration with Co-Processing on DPUsDimitrios Giouroukis, Dwi P. A. Nugroho, Varun Pandey, Steffen Zeuch et al.VLDB 2025 · 3 citations
- MIND: In-Network Memory Management for Disaggregated Data CentersSeung-Seob Lee, Yanpeng Yu, Yupeng Tang, Anurag Khandelwal et al.SOSP 2021 · 51 citations
- OneSidedMW: Managing Disaggregated Memory Efficiently, Flexibly, and Securely with RNIC OffloadingZixuan Wang, Jinyu Gu, Xingda Wei, Yubin XiaNSDI 2026
- PD3: Prefetching Data with DPUs for Disaggregated MemorySidharth Sankhe, Felix Zhang, Umayrah Chonee, Sherman Lim et al.NSDI 2026 · 1 citation
- ThymesisFlow: A Software-Defined, HW/SW co-Designed Interconnect Stack for Rack-Scale Memory DisaggregationChristian Pinto, Dimitris Syrivelis, Michele Gazzetti, Panos K. Koutsovasilis et al.MICRO 2020 · 61 citations
