ML-CGRA: An Integrated Compilation Framework to Enable Efficient Machine Learning Acceleration on CGRAs
Yixuan Luo, Cheng Tan, Nicolas Bohm Agostini, Ang Li, Antonino Tumeo, Nirav Dave, Tong Geng
Abstract
Coarse-Grained Reconfigurable Arrays (CGRAs) can achieve higher energy-efficiency than general-purpose processors and accelerators or fine-grained reconfigurable devices, while maintaining adaptability to different computational patterns. CGRAs have shown some success as a platform to accelerate machine learning (ML) thanks to their flexibility, which allows them to support new models not considered by fixed accelerators. However, current solutions for CGRAs employ low level instruction-based compiler approaches and lack specialized compilation infrastructures from high-level ML frameworks that could leverage semantic information from the models, limiting the ability to efficiently map them on the reconfigurable substrate. This paper proposes ML-CGRA, an integrated compilation framework based on the MLIR infrastructure that enables efficient ML acceleration on CGRAs. ML-CGRA provides an end-to-end solution for mapping ML models on CGRAs that outperforms conventional approaches by 3.15× and 6.02 × on 4×4 and 8×8 CGRAs, respectively. The framework is open-source and available from https://github.com/tancheng/mlir-cgra.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 400ce6bf-4a20-4dd5-ad6f-8f44928cdf93Cited by top-tier papers5
- PICACHU: Plug-In CGRA Handling Upcoming Nonlinear Operations in LLMsJiajun Qin, Tianhua Xia, Cheng Tan, Jeff Zhang et al.ASPLOS 2025 · 17 citations
- Enhancing CGRA Efficiency Through Aligned Compute and Communication ProvisioningZhaoying Li, Pranav Dangi, Chenyang Yin, Thilini Kaushalya Bandara et al.ASPLOS 2025 · 8 citations
- TileLoom: Automatic Dataflow Planning for Tile-Based Languages on Spatial Dataflow AcceleratorsWei Li, Zhenyu Bai, Heru Wang, Pranav Dangi et al.OSDI 2026 · 2 citations
- NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable ArchitecturesShangkun Li, Jinming Ge, Diyuan Tao, Zeyu Li et al.PLDI 2026
- GenZA: A General and Efficient Accelerator for Diverse Zero-Knowledge Proof ProtocolsCheng Wang, Jiangbin Dong, Mingyu GaoISCA 2026
Related papers
- E2EMap: End-to-End Reinforcement Learning for CGRA Compilation via Reverse MappingDajiang Liu, Yuxin Xia, Jiaxing Shang, Jiang Zhong et al.HPCA 2024 · 14 citations
- APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph AnalysisJackson Melchert, Kathleen Feng, Caleb Donovick, Ross Daly et al.ASPLOS 2023 · 12 citations
- Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAsJinho Lee, Trevor E. CarlsonDAC 2021 · 16 citations
- FHE-CGRA: Enable Efficient Acceleration of Fully Homomorphic Encryption on CGRAsMiaomiao Jiang, Yilan Zhu, Honghui You, Cheng Tan et al.DAC 2024 · 5 citations
- MapZero: Mapping for Coarse-grained Reconfigurable Architectures with Reinforcement Learning and Monte-Carlo Tree SearchXiangyu Kong, Yi Huang, Jianfeng Zhu, Xingchen Man et al.ISCA 2023 · 30 citations
