FanoutNet: A Neuralized PCB Fanout Automation Method Using Deep Reinforcement Learning
Haiyun Li, Jixin Zhang, Ning Xu, Mingyu Liu
Abstract
In modern electronic manufacturing processes, multi-layer Printed Circuit Board (PCB) routing requires connecting more than hundreds of nets with perplexing topology under complex routing constraints and highly limited resources, so that takes intense effort and time of human engineers. PCB fanout as a pre-design of PCB routing has been proved to be an ideal technique to reduce the complexity of PCB routing by pre-allocating resources and pre-routing. However, current PCB fanout design heavily relies on the experience of human engineers, and there is no existing solution for PCB fanout automation in industry, which limits the quality of PCB routing automation. To address the problem, we propose a neuralized PCB fanout method by deep reinforcement learning. To the best of our knowledge, we are the first in the literature to propose the automation method for PCB fanout. We combine with Convolution Neural Network (CNN) and attention-based network to train our fanout policy model and value model. The models learn representations of PCB layout and netlist to make decisions and evaluations in place of human engineers. We employ Proximal Policy Optimization (PPO) to update the parameters of the models. In addition, we apply our PCB fanout method to a PCB router to improve the quality of PCB routing. Extensive experimental results on real-world industrial PCB benchmarks demonstrate that our approach achieves 100% routability in all industrial cases and improves wire length by an average of 6.8%, which makes a significant improvement compared with the state-of-the-art methods.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Cited by top-tier papers1
Ask how each one uses itBuilds on1
Related papers
- DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural NetworksAhmet Faruk Budak, Prateek Bhansali, Bo Liu, Nan Sun et al.DAC 2021 · 94 citations
- Reinforcement Learning-Driven Window Selection for Enhanced Window-Based Rip-up and Reroute in Chip Detailed RoutingYu-Chan Keng, Yu-Chun Pai, Wen-Hao Liu, Haoxing Ren et al.DAC 2025
- On Joint Learning for Solving Placement and Routing in Chip DesignRuoyu Cheng, Junchi YanNeurIPS 2021 · 135 citations
- Performance-driven Analog Routing via Heterogeneous 3DGNN and Potential RelaxationPeng Xu, Guojin Chen, Keren Zhu, Tinghuan Chen et al.DAC 2024 · 7 citations
- Automated Design of Complex Analog Circuits with Multiagent based Reinforcement LearningJinxin Zhang, Jiarui Bao, Zhangcheng Huang, Xuan Zeng et al.DAC 2023 · 27 citations
