A scalable architecture for reprioritizing ordered parallelism
Gilead Posluns, Yan Zhu, Guowei Zhang, Mark C. Jeffrey
Abstract
Many algorithms schedule their work, or tasks, according to a priority order for correctness or faster convergence. While priority schedulers commonly implement task enqueue and dequeueMin operations, some algorithms need a priority update operation that alters the scheduling metadata for a task. Prior software and hardware systems that support scheduling with priority updates compromise on either parallelism, work-efficiency, or both, leading to missed performance opportunities. Moreover, incorrectly navigating these compromises violates correctness in those algorithms that are not resilient to relaxing priority order.
We present Hive, a task-based execution model and multicore architecture that extracts abundant fine-grain parallelism from algorithms with priority updates, while retaining their strict priority schedules. Like prior hardware systems for ordered parallelism, Hive uses data-and control-dependence speculation and a large speculative window to execute tasks in parallel and out of order. Hive improves on prior work by (i) directly supporting updates in the interface, (ii) identifying the novel scheduler-carried dependence, and (iii) speculating on such dependences with task versioning, distinct from data versioning. Hive enables safe speculative updates to the schedule and avoids spurious conflicts among tasks to better utilize speculation tracking resources and efficiently uncover more parallelism. Across a suite of nine benchmarks, Hive improves performance at 256 cores by up to 2.8× over the next best hardware solution, and even more over software-only parallel schedulers.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 3baee893-4c6e-4e13-b681-13ec1a335b37Builds on5
- PolyGraph: Exposing the Value of Flexibility for Graph Processing AcceleratorsVidushi Dadu, Sihao Liu, Tony NowatzkiISCA 2021 · 60 citations
- Chronos: Efficient Speculative Parallelism for AcceleratorsMaleen Abeydeera, Daniel SánchezASPLOS 2020 · 32 citations
- T4: Compiling Sequential Code for Effective Speculative Parallelization in HardwareVictor A. Ying, Mark C. Jeffrey, Daniel SánchezISCA 2020 · 25 citations
- Multi-queues can be state-of-the-art priority schedulersAnastasiia Postnikova, Nikita Koval, Giorgi Nadiradze, Dan AlistarhPPoPP 2022 · 18 citations
- Scalable Belief Propagation via Relaxed SchedulingVitaly Aksenov, Dan Alistarh, Janne H. KorhonenNeurIPS 2020 · 9 citations
Related papers
- HD-CPS: Hardware-assisted Drift-aware Concurrent Priority Scheduler for Shared Memory MulticoresMohsin Shan, Omer KhanHPCA 2022 · 6 citations
- Symbiotic Task Scheduling and Data PrefetchingGilead Posluns, Mark C. JeffreyMICRO 2025 · 1 citation
- Efficiently Supporting Dynamic Task Parallelism on Heterogeneous Cache-Coherent SystemsMoyang Wang, Tuan Ta, Lin Cheng, Christopher BattenISCA 2020 · 11 citations
- Boosting Task Scheduling Data Locality with Low-latency, HW-accelerated Label PropagationLucas Morais, Juan Miguel De Haro Ruiz, Alfredo Goldman, Guido Araujo et al.MICRO 2025 · 1 citation
- Decoupled Vector RunaheadAjeya Naithani, Jaime Roelandts, Sam Ainsworth, Timothy M. Jones et al.MICRO 2023 · 15 citations
