Horus: Persistent Security for Extended Persistence-Domain Memory Systems
Xijing Han, James Tuck, Amro Awad
Abstract
Persistent memory presents a great opportunity for crash-consistent computing in large-scale computing systems. The ability to recover data upon power outage or crash events can significantly improve the availability of large-scale systems, while improving the performance of persistent data applications (e.g., database applications). However, persistent memory suffers from high write latency and requires specific programming model (e.g., Intel's PMDK) to guarantee crash consistency, which results in long latency to persist data. To mitigate these problems, recent standards advocate for sufficient back-up power that can flush the whole cache hierarchy to the persistent memory upon detection of an outage, i.e., extending the persistence domain to include the cache hierarchy.
In the secure NVM with extended persistent domain(EPD), in addition to flushing the cache hierarchy, extra actions need to be taken to protect the flushed cache data. These extra actions of secure operation could cause significant burden on energy costs and battery size. We demonstrate that naive implementations could lead to significantly expanding the required power holdup budget (e.g., 10.3x more operations than EPD system without secure memory support). The significant overhead is caused by memory accesses of secure metadata. In this paper, we present Horus, a novel EPD-aware secure memory implementation. Horus reduces the overhead during draining period of EPD system by reducing memory accesses of secure metadata. Experiment result shows that Horus reduces the draining time by 5x, compared with the naive baseline design.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 3a0536b2-009a-4760-8d77-d27cd0b3d722Cited by top-tier papers1
Ask how each one uses itBuilds on7
- Characterizing and Modeling Non-Volatile Memory SystemsZixuan Wang, Xiao Liu, Jian Yang, Theodore Michailidis et al.MICRO 2020 · 88 citations
- Improving Performance of Flash Based Key-Value Stores Using Storage Class Memory as a Volatile Memory ExtensionHiwot Tadese Kassa, Jason Akers, Mrinmoy Ghosh, Zhichao Cao et al.USENIX ATC 2021 · 46 citations
- BBB: Simplifying Persistent Programming using Battery-Backed BuffersMohammad A. Alshboul, Prakash Ramrakhyani, William Wang, James Tuck et al.HPCA 2021 · 34 citations
- Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent MemoryAlexander Freij, Huiyang Zhou, Yan SolihinMICRO 2021 · 32 citations
- Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent MemoryAlexander Freij, Shougang Yuan, Huiyang Zhou, Yan SolihinMICRO 2020 · 31 citations
Related papers
- SecPB: Architectures for Secure Non-Volatile Memory with Battery-Backed Persist BuffersAlexander Freij, Huiyang Zhou, Yan SolihinHPCA 2023 · 8 citations
- Scalable crash consistency for secure persistent memoryMing Zhang, Yu Hua, Xuan Li, Hao XuDAC 2022 · 2 citations
- Thoth: Bridging the Gap Between Persistently Secure Memories and Memory Interfaces of Emerging NVMsXijing Han, James Tuck, Amro AwadHPCA 2023 · 6 citations
- Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure MemoryXijing Han, James Tuck, Amro AwadMICRO 2021 · 7 citations
- PS-ORAM: efficient crash consistency support for oblivious RAM on NVMGang Liu, Kenli Li, Zheng Xiao, Rujia WangISCA 2022 · 10 citations
